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Abstract
The ever-increasing demand for high-capacity, high-speed storage devices
compatible with modern portable instruments accelerates the development of non-
volatile semiconductor memories (NVSMs). Among a variety of emerging NVSM
technologies. nitride-based charge-trapping NVSM devices exhibit a potential to be
the next generation non-volatile memories compared with the traditional floating gate
memory - the nowadays mainstream NVSM - due to their simple structure, low-
power operation. and low-cost integration with the standard CMOS technology. This
thesis focuses on the role that electrical characterization techniques play in analyzing
novel charge-trapping NVSM devices.
Starting from the basic NVSM concepts. the operation mechanisms of \'arious
NVSM devices are summarized and compared. T\\'o dominant NVSM technologies
- tloating gate technology and charge-trapping technology (typically SONOS and
NROM) - are highlighted. We discuss four basic electrical characterization
techniques including I-V. C-V. Linear Voltage Ramp (LVR). and Chargc Pumping
(CP) mcasurcments. To dcmonstrate thcir application in SOl':OS NVS}. t
characterization, we combine these four techniques to calculate the Oxide-Nitride-
Oxide stack thicknesses of a scaled SONOS NVSM device.
We also discuss the dynamic characterization of SONOS NVSM devices for
erase/write, retention and endurance.. As ever-rising device performance criteria push
the scaling of NVSM devices and trigger a series of unique design ideas, the NVSM
performance requirements are specified as the objectives of device design and
improvement. Following the discussion of these requirements, test theories and
system design are discussed before each dynamic measurement is analyzed based on
experimental SONOS NVSM devices. The compromises involving these performance
requirements are described from the perspective of charge-injection improvement and
device structure optimization. First. we investigate a variety of charge-injection
schemes used to program or erase the charge-trapping NVSM devices before we
examine different write/erase operation schemes to improve the program/erase speed
and maintain good data retention. Finally. ONO stack thicknesses optimization and
nitride layer modification are discussed. A novel SONOS device with a dual-nitride
layer is characterized and analyzed.
Chapter 1
Introduction to Non-Volatile
Semiconductor Memories (NVSMs)
1.1 Volatile Memory and Non-Volatile Memory
Semiconductor memory is an indispensable component of modem electronic
systems. It occupies approximately 20% of the semiconductor market. and covers a
wide range of applications. from consumer and automotive to computer and
communication. There are two categories of semiconductor memory: volatile memory
and non-volatile memory. As shown in Figure 1. J. they both consist of aMOS
transistor and a capacitor (1 T1C).* The ditTcrcnce bctwccn the two structures is that.
• The \l~1Jtile lllell10ry cC'llSidered ill this example is a Dyllamic RalldC'm Access ~1cm0rY (DRA~n
...
-'
for volatile memory, the capacitor is in series with the transistor while, for nonvolatile
memory, the capacitor resides in the insulator layer of the transistor. In both cases, the
transistor operates as a switch to control the charging (writing) and discharging
(erasing) of the capacitor. The charged and discharged states of the capacitor
correspond to the written and erased states, respectively, which can be recognized
during the read process. This realizes the basic memory function.
1---...r--1
Wordllne
::::c
S/tIlne
Wordl/ne
T
1
T SWine
Volatile Semiconductor Memory Non-Volatile Semiconductor Memory
Figure 1.1 Schematic figures of volatile and non-volatile memory cells
Due to their structural differences. non-volatile memory exhibits smaller unit
dimension and better charge retention capability than volatile memory. For this
rcason. volatile memory needs to be refreshed frequently to maintain its data. while a
non-volatile memory does not requirc refreshing. In addition. non-volatile
semiconductor memories. of the type described in this thesis. arc characterized by a
non-destructivc readout (NDRO) - in contrast with volatile Dynamic RAMs
(DR:\~ts). which require refreshing. SIIlCC thc readout proccss is destructiYC.
However, volatile memory (e.g. DRAM) has much faster write and read/access speed
(-50ns) with very low operating voltage (-1 V) than non-volatile memory that needs
1us to 1ms writing/programming time and above 10V programming voltage (e.g.
Polysilicon floating gate Flash™ memory). Therefore, non-volatile memory is
typically used as secondary storage or long-term persistent storage while the most
widely used form of primary storage today is volatile memory.
1.2 NVSM Classification
Non-volatile memory can be classified into the following categories from a
user's point of view. This classification reflects the evolution of non-volatile memory
from hardwired to programmable to erasable-and-programmable.
• ROM (Read Only Memory): unchangeable after fabrication. High-cost initial
masks are required for the large-volume ROM manufacture.
• PROM (Programmable ROM): one time programmable after fabrication. A
device programmer is required to \\Tite data to the device one word at a time.
• EPROM (Erasable and Programmable Read Only l\1emory): programmable
at a single-bit level and crasablc at an entire-chip lcvcl. A strong sourcc of
ultraviolet light is requircd to rcsct/crasc the entire chip to its initial state.
• Flash Memory: electrically programmable at a singlc-bit level and erasable at a
section (pagc or block) levcl.
• EEPROM/E2 (Electrically Erasable and Programmable Read Only
Memory): electrically programmable and erasable at a single-bit level.
The different nonvolatile memory families can be qualitatively compared in
terms of flexibility and cost (see Figure 1.2). Flexibility means the ability to be
programmed and erased many times on the system with minimum granularity (whole
chip, block, page, byte, or bit); cost means process complexity and in particular
silicon occupancy. in simpler words, cell size. Considering the flexibility-cost plane.
it turns out that Flash™ memory offers the best compromise between these two
parameters. since they have a small cell size (one transistor per cell) with a good
flexibility (byte programming and page erasing).
Cost
2T/ celli EEPROM IByte rewrite
. . capability
1T/ cell I FlASH IProgrammable 300
. . erasable in system
1T/ cell I EPROM IProgrammable; not
'-------- electrtcally erasable
I ROM I Not electrically programmable Rexlblllty
Figure 1.~ NVS~1qualitatiyc comparisons in the flexibility-cost plane
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The most relevant phenomenon of this past decade in the field of semiconductor
memories has been the explosive growth of the Flash memory market and its
dominant position (-70% in sales in 2005) in NVSM market, driven by cellular
phones and other types of electronic portable equipment (palm top, mobile PC, MP3
audio player, digital camera, and so on). Based on these market needs, another well-
known way to classify Flash products is that of defining two major application
segments:
• Code Storage: the program or the operating system is stored and executed by the
microprocessor or microcontroller. High random access rate is the primary
concern.
• Data Storage: data files are recorded and read sequentially. High program rate
and high cell density are the primary concerns.
In summary. the evolvement of the NVSM is propelled by the constantly-
improving NVSM technologies. In the following sections (1.3. 1.4. and 1.5). we will
focus on the technologies developed for the EPROM. EEPROM. and FlashHI
memory manufacture.
1.3 NVSl\1 Technologies
1.3.1 Floating Gate NVSl\'l Technologies
The first noating gate structure was reported by Kahng and Sze in 1967 [1].
Over the past years. it has evolnd into the dominant FlashP,1 memory technology.
7
Structure
Figure 1.3 illustrates a floating gate memory cell, which is basically aMOS
transistor with a floating gate (FG) completely surrounded by dielectrics under a
capacitively coupled control gate (CG). Being electrically isolated, the FG acts as a
potential well for the charge. Charge injected into the FG is maintained there,
allowing the modulation of the "apparent" threshold voltage (Le., seen from the CG)
of the cell transistor. The negatively charged state, corresponding to electrons stored
in the FG, is associated with the logical "0", and the neutral (or positively charged)
state is associated with the logical state "1".
P-Substrate
Figure 1.3 A typical floating gate memory cell and its TEM cross-sectional view
(Courtesy Intel.)
Obviously the quality of the dielectrics guarantees the non-volatility, while the
thickness allows the possibility to program or erase the cell by electrical pulses.
Usually the dielectric between the transistor channel and the FG is the "tunnel oxide"
in the range of 9-10 nm. The dielectric that separates the FG from the CG is the
8
"inter-poly dielectric" (lPO) formed by a triple layer of oxide-nitride-oxide (ONO).
The ONO thickness is in the range of 15-20 run of equivalent oxide thickness (EOT).
Principles of Operation
The programming process involves forcing electrons above or across the tunnel
oxide energy barrier (3.25eV), from the substrate to the floating gate. Two major
mechanisms have been shown to be viable: channel hot electron (CHE) injection [2]
and Fowler-Nordheim (FN) tunneling [3].
Channel hot electron (CHE) injection occurs when electrons are accelerated to
a high enough energy level to surmount the Si-Si02 energy barrier by a lateral field in
the channel. Several events occur in this case. First, the electron must be accelerated
in the field to an energy level that is in excess of the barrier height. Next. the electron
must be scattered so that it is directed toward the floating gate. Finally. the electron
must reach the oxide interface without its energy dropping below the oxide barrier
height and cross the Si-Si02 interface.
FN tunneling was first described by Fowler and Nordheim in 1928 and was
subsequently named after them. In 1969. Lenzlinger and Snow [4] obseryed this
phenomenon for the Si-Si02 system. Fowler and Nordheim noted that. in the presence
of a high electric 1ield. the energy bands \\'ill be distorted. Under these conditions.
thcrc is a small but tlnitc probability that an elcctron in thc conduction band in the
silicon will quantum-mcchanically tunnel through thc energy barrier and cmcrgc in
q
the conduction band of the Si02. The F-N current increases exponentially with
applied field, and becomes readily observable (i.e., J - 1O--{,Alcm2) for the Si-Si02
system when the field at the Si-Si02 interface is on the order of 10 MV fern.
FN tunneling is also used for the erasing process. A large negative voltage at
the control gate creates the electric field resulting in a potential barrier. This barrier
provides a path for the electrons to tunnel from the floating gate back to the substrate.
The reading process is based on the fact that the threshold voltage shift is
proportional to the stored charge. Hence, once a proper charge amount and a
corresponding threshold voltage is defined. it is possible to fix a reading voltage in
such a way that the current of the "1" cell is very high (in the range of tens of
microamperes). while the current of the "0" cell is zero. in the microampere scale. In
this way. it is possible to define the logical state "1" from a microscopic point of view
as no electron charge (or positive charge) stored in the FG and from a macroscopic
point of view as large reading current. Vice versa. the logical state "0" is defined,
respectively. by electron charge stored in the FG and zero reading current.
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Architecture: NAND and NOR-
c,
B5 " --+t-t----+t-+_
(b)
WLrn, --+tt--+--~fH-+-
B521 --+t--+---++-+-
Source _ .......+- ~----+-+----_++--
Figure 1.4 (a) NOR architecture: (b) NAND architecture
Floating gate cells can be arranged in mainly two architectures: NOR and
NAND. In both cases. each transistor connects a word-line (WL). a bit-line (BL). and
a common source. In a NOR array (see Figure 1.4 (a)). if the word-line tums on any
memory transistor. the transistor connects drain to source and the corresponding bit-
• AND and OR structures are also applicable ..
II
line goes low. The logic function is similar to that of a NOR gate. In a NAND array
(see Figure 1.4 (b)), several transistors are connected in series with separate word-
lines and a common bit-line. The transistors are normally on, connecting the drain to
the source through the series and keeping the bit-line low. If the word-line turns off
any memory transistor, the transistor breaks the series connection and the bit-line
goes high. The logic function is similar to that of a NAND gate.
The NOR structure utilizes channel hot electron (CHE) injection for write and
Fowler-Nordheim (FN) tunneling for crase. The NAND structure utilizes Fowler-
Nordheim (FN) tunneling for both write and erase. These two architectures result in
differing attributes as follows:
• Read speed: the higher resistance of a senes connection \11 a NAND array,
compared to the parallel connection used in a NOR array. means that the NAND
bit-lines are relatively slow to change state. limiting the read access speeds. Also.
block access makes NAND unsuitable for truly random access usc. such as
execution in place (XIP) of program code. If NAND is used for code storage. the
system needs to copy the code to RAM in order to execute the code.
• Program speed: the drawback of the NOR arrangement is that \\Titing to cells
must he done individually or in hytes due to the high current involved in (HE
injection. Writing can take many microseconds each time it is perfonned. As a
result. \\Titing blocks or pages of data to the NOR cells takes a rclatiycly long
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time. In contrast, the NAND structure allows a page of data to be programmed
simultaneously. A typical page size is 1024 bytes, which. greatly speeds write
times.
• Cell size: the cell size of NOR (-1 OF2) is larger that of NAND (-4F2). Because
each NOR cell has its own connection to the bit-line, the cell requires more
metal-layer contacts, making the transistors occupy more die area than in NAND
cells, which connect in series in silicon. Since metal-layer connections are the
limiting factor in scaling, the NOR structure always lags NAND structure in
achievable bit density,
• Control interface: a NAND array does not offer a conventional memory interface.
Controlling NAND is similar to controlling an lIO device. in which device
control is achieved by writing to the NAND array's internal registers. A
command sequence is required in order to perform the read. program. or crase
operation.
Thesc rclative advantages and limitations make NAND and NOR architecturcs
suitcd to different applications. NOR pcrfonllS bcttcr than NAND in code storagc
applications. \\'hcrc rcad specd is thc most critical parametcr. Furthcr. NOR' s ability
to support XIP mcans that no additional mcmory nccds to bc involvcd in order to run
thc storcd codc, In contrast. NAND pcrfonllS bcst in data storagc applications. wherc
\\Tite speed is the most important perfonnancc criteria.
The differing application strengths allow for both NOR and NAND to co-exist
in the market, and even in the same design. In a cellular phone, for example, NOR
can serve as the code storage where the memory's XIP capability eliminates any need
for shadow RAM. NAND can serve as data storage for large memory files such as
photos and video.
Multi-Bit Cell Scheme - Multi-Level Cell Structure
An attractive way to speed up the scaling of the floating gate memory is offered
by the multilevel (ML) concept [5]. The idea is based on the ability to precisely
control the amount of charge stored into the floating gate in order to set the threshold
voltage VT of a memory cell within any of a number of different voltage ranges,
corresponding to different logical levels. A cell operated with 2N different levels is
capable of storing N bits. the case N=1 being the conventional single-bit cell.
Three main issues must be afforded when going from conventional to ML
scheme. 1). A high programming accuracy is required to obtain narrow VT
distributions: 2). reading operation implies multiple. either serial or parallel.
comparison with suitable references to detennine the cell status. requiring accurate
and fast current sensing: 3). VT window and read voltage are larger while read~ ~ ~
margins are smaller than the single-bit case. this for allocating all lewis. requiring
improwd reliability and/or error-correction circuitry.
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1.3.2 Charge-Trapping NVSM Technologies
Instead of storing charge in a conducting polysilicon floating gate, charge-
trapping memory devices utilize discrete nitride traps to retain information. Since
their introduction in 1967, there have been a wide variety of roles for nitride-based
NVSM technologies [ref - 3]. Today, the most representative charge-trapping
structures are uniform trapping SONOS (Polysilicon-Oxide-Nitride-Oxide-Silicon)
and localized trapping NROM™ [7], which adopt single-bit per cell and multi-bit per
cell scheme, respectively.
Single-Bit Cell Scheme - SONOS
SONOS memory evolves from MNOS (Metal-Nitride-Oxide-Silicon) and
SNOS (Polysilicon-Nitride-Oxide-Silicon) structures. Figure 1.5 shows a SONOS
memory cell and a cross-sectional TEM view of its ONO stack. From top to bottom.
the ONO sandwich consists of a blocking oxide (-5nm). a silicon nitride (-6nm). and
a tunnel oxide (-2nm).
For the SONOS device opcration. both carncr typcs arc involved in thc
transport proccss. Whcn a positive voltage is applicd on the gatc rclativc to thc p-
substrate. an electron channcl or inversion laycr is fonncd undcmcath the tunnel
oxide. In this case. electrons quantum-mcchanically tunnel from the silicon il1\"Crsion
laver throuch the 3.25eV Si-SiO, enercv barrier into the nitride. and thcn are stored in
...... .... .....
deep-level traps. which lie about 1eV below the edge of the nitridc conduction band.
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The electrons, which are not trapped in the nitride film, tunnel through the blocking
oxide into the gate electrode. If the polysilicon gate is doped pT, then holes may
tunnel from the gate to the silicon nitride valence band, thereby compensating the
injected electron charge and reducing the threshold voltage shift.
P-Substrate
Figure 1.5 A SONOS memory cell and a TEM view of the ONO stack
During the erase operation. holes are injected from the p-type substrate into the
silicon nitride valence band where they are trapped in a manner similar to electrons.
These holes "pile up" at the blocking oxide interface because of the larger barrier
height (5eV). Electrons may tunnel from an N' gate electrode into the nitride
compensating the injected holes. This limits the shift in erase threshold voltage. A
large barrier height for holes requires tunnel oxides to be less than 2.5 nm for efticient
tunneling and. therefore. "hole tunneling" depends strongly on the tunnel oxide
thickness. In addition. electrons may tunnel from the valence band of the gate
16
The electrons. which are not trapped in the nitride tilm. tunnel through the blocking
oxide into the gak electrode. 11' the polysilicon gak is doped p'. then holes may
tunnel Ii'om the gate to the silicon nitride \'alence band. thereby compensating the
injected electron charge and reducing the threshold \'oltage shirt.
P-Substrate
Figure 1.5 A SC);\OS memory cell and a TEl'-l \ie\\ or the 0\:0 stack
During tlK' erase operatil)n. holes are injected rwm the p-type suhstrate intL) the
siliwn nitride \alence band where they arc trapped in a manner similar to electrons.
Thes\.' 11l)les "pile up" at the hh)c\.;ing oxide interrace h\.'G1USe l)j' the Iarg\.'r harrier
C\)l11pensating th\.' inj\.'ct\.'d 11l)les, This limib the shin in \.'ras\.' thr\.'shold \\)!tage, :\
larg\.' harrier h\.'ight 1\.)1' lwks r\.'quir\.'s tUlllKll)xides tl) he less than ~,5 nm 1\.)1' \.'llicient
electrode; however, the barrier height for this process is increased by the silicon
bandgap (i.e., 1eV) as compared with tunneling from the conduction band. [8]
The two-transistor cell (2TC) architecture is generally used for SONOS
NVSMs in order to mitigate write/read disturbs that are resulted from its thin tunnel
oxide. Consequently, SONOS NVSMs do not offer high density data storage.
Multi-Bit Cell Scheme - NROMTI\1
SONOS is a well established mature technology that is entering a new phase
because of the advent of the NROM concept and the corresponding Mirror-Bit
technology, where charge is stored in localized regions of the nitride layer adjacent to
the source and drain junctions (See Figure 1.6 left). Having two local regions allows a
single memory transistor to store two bits of infonnation. As this class of device is
scaled. the short teml challenge will be to control and optimize the properties of the
ONO stack. including layer thicknesses and trap energy and space distributions. In the
long tenn. scaling of the gate length will reduce the separation between the localized
charge storage regions and the interference between the two bits will reduce the
programming window (second bit effect). Ne\'erthcless. devices with physical gate
length -60 nm ha\'e been demonstrated. The stack refinement effort now underway
can sef\'e the needs of the 65 nm technology generation in ~007. but further
inncwations are needed beyond the 45 nm technology generation in ~o 10.
17
A Virtual ground array is used in an NROM™ architecture (See Figure 1.6
right), where bit-lines (BLs) are connected to the drain and source while word-lines
(WLs) are gate poly strips. Since there is no field isolation, tight BL pitch and WL
pitch can be achieved. To add the NROM flash block to a standard CMOS process,
the ONO layer is added after the field isolation and before the gate oxidation. Two
extra masks are added to generate the virtual ground array (array blocking and BL
definition) and two more for high voltage transistors.
MIRRORHIT FLASH ARRAY LAYOUT
MIRRORBIT CELL
en ln~
Figure 1.6 i\lirror-BitP-I technology's symmetric design doubles the array density.
(Courtesy Spansion)
The NROi\lnl cell is programmed by channel hot electron injection (CHE). To
program thc bit on the right. for cxample. wc can apply positi\'c bias on the WL and
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the right BL, and ground the left BL. The accelerated electrons are injected into the
aNa near the right junction, leading to a self-aligned storage with the junction edge.
The device is read in the "reverse" direction compared to programming, by
applying the read biases to the WL and the left BL, and grounding the right BL. This
reverse read maximizes the effect of the trapped charge on the window. The second
bit is programmed and read by interchanging the role of the two junctions. Device
simulations show that the reverse read is sensitive to a trapping region as narrow as
10 to 15 nm, which means that considerably shorter programming times can be used
to store a very little amount of charge in a very small region. A dramatic speed up is
achieved when "reverse" read is used. Trapped charge must be confined to the
junction edge, so that one bit does not affect the infonnation of the other bit. This
allows to "read through" the trapped charge region, even at low BL voltages. [9]
Erase involves tunneling enhanced hot hole injection (HHI) through the bottom
oxide. Hole flow is generated by band-to-band tunneling in the deep depletion layer
under the aNa above the n+ junction [10]. Holes increase their energy due to the
lateral field and they arc injected through the bottom oxide in the aNa, where the\'
... ~ .... ...
recombine with the stored electrons or are trapped in separate regions. Erase can be
perfonned with positive voltage only: positive and zero on the WL or with a
combination of positiyc BL and negative WL voltages. Both erase and program
operations arc self-aligned with the junction edge through the location of carrier
generation and acceleration.
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1.3.3 Comparison of the Floating Gate, SONOS, and NROM™
Over the last decade, floating gate technology has taken a leading position in
the non-volatile memory industry thanks to its acceptance based on good reliability
and scalability. Today, as CMOS technology moves to the 65nm node, charge-
trapping technology (typically SONOS and NROM™) demonstrated their promise of
low-voltage, low-power, fewer process steps, and reliable operation as the next
generation Flash memory. Based on the above discussion, we can compare the
floating gate, SONOS, and NROM memory with respect to their operation
mechanism. device structure, fabrication process, and reliability issues.
Operation Mechanism
• Write Mechanism: NROM and floating gate NOR array adopt channel hot
electron (CHE) injection: floating gate NAND array utilizes Fowler-Nordheim
(FN) tunneling: SONOS uses modified Fowler-Nordheim (MFN) tunneling or
direct tunneling (OT).
• Erase Mechanism: NROMHI adopts hot hole injection (Hl-ll): floating gate
memory utilizes Fowler-Nordheim (FN) tunneling: SONOS mcmory uscs
modified Fowlcr-Nordhcim (i\tFN) tunncling or dircct tunneling (OT).
• Read l\lethods: NROMnl adopts "rcycrsc read" schemc while floating gatc and
SONOS memory usc normal read scheme.
• Carriers Involved: for NROM™ and SONOS memory, both electrons and holes
are involved in write and erase processes; for floating gate memory, only
electrons participate in program and erase operation.
• Charge Injected per Cycle: in order to obtain the same initial memory window
(-2Y), floating gate memory requires more charge injected per cycle (-10K) than
NROM (-400) and SONOS (-300) memory.
• Operational Voltage: floating gate memory requires higher operational voltage
(-20Y) and subsequently more power consumption than NROM (-lOY) and
SONOS (-lOY) memory.
Device Structure
• Storage Media: floating gate memory stores charge in polysilicon, while
NROM™ and SONOS memory use nitride as the charge storage media.
• Tunnel Oxide Thickness: the thicknesses of floating gate. NROM™ and
SONOS memory are in the range of -8nm. -5nm. and -2nm. respectively.
• Structure Complexity: NROM™ and SONOS memory have simpler structures
because it only has one gate with one composite dielectric. thereby. leading to
reduced fabrication steps and the alleviation of the double polysilicon process.
which cnablcs thcsc dcviccs to bc compatiblc with so-callcd 'standard' CMOS
tcchnology. Floating gatc memory consists of two polysilicon gatc electrodes and
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two dielectrics (oxide and composite dielectric), which is not compatible with
'standard' CMOS technology and has a number of additional process steps.
• Scalability: due to its unique structures, NROM™ exhibits better scaling
advantages than SONOS and floating gate memory. This is because the cell
layout for NROM™ can use a shared bit-line architecture, which reduces the cell
size. Moreover, due to the high operational voltage of a floating gate memory, an
increase in chip area is required for high-voltage charge pumps and high-voltage
transistors to handle these voltages.
Fabrication Process
• Process Complexit),: compared with the CMOS fabrication, 4 more masks are
needed for NROM™ and SONOS memory. while 10-14 more masks are
necessary for floating gate memory.
• Compatibilit)· with CMOS: for embedded applications. SONOS and NROM
show easier integration with CMOS technology than floating gate memory.
• Technology Maturit)·: floating gate technology is highly mature while SONOS
and NROMT\l technologies still require further development before they can bc
widely acccptcd in NVSM industry. although many companics have startcd to
dcvclop thcse tcchnologics.
.,.,
Reliability Issues
• Capacitive Coupling Concern: floating gate memory introduces extra
capacitive coupling due to the floating gate - control gate interaction compared
with SONOS and NROM as well as cell-to-cell in NAND architectures.
• Over-Erase Concern: floating gate memory also has over-erase concerns when
the threshold voltage shifts below zero voltage, which results in current flow
through the channel and into the bit-line when the gate is grounded. Also, a large
distribution of threshold voltages for the erase state occurs and increases with
reduced cell size. Therefore, complex erase algorithms have been implemented to
prevent over erase. Usually, the FN erase is followed by a soft write.
• Charge-Retaining Concern: floating gate structures are susceptible to single-
defect memory loss where a single defect in the tunnel oxide allows free charge
to escape from the floating gate into the semiconductor bulk. Back-tunneling is a
major charge loss mechanism for SONOS memory and misalignment between
electron and hole trapping compromises the reliability of the NROM™ devices.
1.3.4 Other NVSM Technologies
Floating gatc and charge-trapping NVSi\1 tcchnologics ha\'e constantly
impro\'cd o\,cr thc last 20 ycars. with still furthcr enhanccments expectcd o\,cr the
next decade. But emcrging non\'olatilc tcchnologies promise to dcli\'cr highcr
pcrfi.'1nnancc and grcatcr endurance. These new technologies-based on nano-crystal.
,--
--'
chalcogenide, ferroelectric, and magnetic materials-offer different benefits, enabling
designers to better match a technology to their application.
Nano-Crystal Memory (NCM)
One of the extensions to the floating gate and charge-trapping technologies
involves the use of nano-crystal floating gates. Due to the discontinuous nature of the
charge storage layer, the material doesn't exhibit vulnerability to isolated defect paths
in the underlying tunnel oxide. Thus, the tunnel oxide under the nano-crystal layer
can be scaled down, reducing the voltage needed for program/erase operations to
8-1 OV. as opposed to the 10-18V used for most floating-gate storage cells.
The structure can also be used to implement storage cells that either use a
Multi-Level Cell or Mirror Bit-like approach to pack two bits in each cell.
FurthemlOre. memory cells based on the nano-crystal approach are smaller than most
other floating-gate structures. The nano-crystal technology is also a relatively simple
extension to standard CMOS processes. requiring just four additional mask steps.
Consequently. it could lead to low-cost chips that combine logic and nonvolatile
memory. The issue with this tcchnology is control over nanocrystal size and
distribution and thc e\'Cntual device scalability as the nanocrystal sizc approaches the
channcllength of thc device. In addition. the memory window on research devices is
smaller than SONOS or NRO}, tnl dcvicc structures of comparable dimcnsions.
Phase Change Memory (PCM)
PCM devices use the resistivity difference between the amorphous and the
crystalline states of chalcogenide glass (the most commonly used compound is
Ge2Sb2Tes, or GST) to store the logic"1" and logic "0" levels. The device consists of
a top electrode, the chalcogenide phase change layer, and a bottom electrode. The
leakage path is cut off by an access transistor in series with the phase change element.
The phase change consists of two operations: (A) RESET, for which the
chalcogenide glass is momentarily melted by a short electric pulse and re-solidifies
into amorphous solid with high resistivity. and (8) SET. for which a lower amplitude
but longer pulse (1 Ons-l OOns) anneals the amorphous phase into low resistance
crystalline state. The major challenges for the PCRAM cell arc the high current
(O.5mA) required to 'reset' the phase change clement and the relatively long set time.
Since the volume of phase change material decreases rapidly with time, with scaling
both challenges become easier to deal with: however. the presence of chalcogenide
glass introduces new concerns for silicon device workers regarding contamination.
Ferroelectric Random Access l\1emory (FeRAM)
FeRAi\1 de\'ices achie\'e non\'olatile memory by switching and senslllg the
polarization state of a ferroelectric capacitor. It IS a technical challenge to find
ferroelectric materials that pr(wide both adequate change III polarization and the
necessary stability oYer extended operating cycles. The ferroelectric materials are
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foreign to the normal complement of CMOS fabrication materials, and must be
physically and chemically isolated from the underlying CMOS. In addition, in order
to achieve density goals the basic geometry of the cell must be modified while
maintaining the desired isolation. Recent progress in electrode materials shows
promise for thinning down the ferroelectric capacitor and extends the viability of 20
stacked capacitor through much of the near term years. Beyond this, the need for 3D
capacitor still poses steep challenges. In addition, ferroelectric material is sensitive to
temperature and the readout is not necessarily non-destructive.
Magnetic Random Access Memory (MRAM)
MRAM devices employ a magnetic tunnel junction (MTl) as the memory
clement. An MTl cell consists of two ferromagnetic materials separated by a thin
insulating layer that acts as a tunnel barrier. When the magnetic moment of one layer
is switched to align with the other layer (or to oppose the direction of the other layer)
the effective resistance to current flow through the MTJ changes. The magnitude of
the tunneling current can be read to indicate whether a "1" or a "0" was stored.
Control of the MTJ dimensions and material properties is the major challenge.
Managemcnt of the material sensitivities to lC proccssing tempcratures and
conditions is also an issuc. In thc long tcnn. thc challengc \\'ill be thc achic\'Cmcnt of
adcquatc magnctic intcnsity H ficlds to accomplish switching in scaled cclls whcre
electro-migration limits the current densitv that can be used. The cell size of
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MRAMs tends to be large in comparison with the other technologies and the current
required for magnetization is also an issue with regards to power dissipation.
1.3.5 Summary
Based on the prevIous discussion, NOR, NAND, SONOS, NROM, NCM,
rCM, FeRAM, and MRAM technologies can be compared with regards to their W/E
speed. read destructivity, endurance. retention, operation voltage, W/R current,
necessary new materials, extra masks needed. compatibility with CMOS technology.
cell structure. cell size, Multi-Bit scheme capability. radiation hardness. and defects
immunity. Table 1.1 specifics the NVSM technology standards in 2005. Some of the
technical parameters arc given by the 2005 Intemational Technology Roadmap for
Semiconductors. [11]
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Table 1.1 Summary of NVSM Technologies in 2005
NOR NAND SONOS NROM NCM PCM FeRAM MRAM
Cell IT 1 \T \T IT \T ITIR" \TIC l ITIRStructure
Feature 80 76 100 100 90 90 130 180Size-F (nm)
Cell 9-11 4 5.5 5.5 5 7.2 34 25Size (F2)
Mulit-Bit Capable Capable Un- Capable Capable Un- Un- Un-Per Cell Capable Capable Capable Capable
Operation 7-9 17-19 5-6 -7 8-10 -I 1.5 -3Yolta2e (Y)
Write Low Medium Low Low Medium High High -30 HighSpeed (ns)
-50 -20 -50
Erase Medium Medium Low Low Medium
Speed (ns) -105 _105 -IO{, _106 10-100
Endurance 10 5 105 106 106 106 101" loll >10 16(Cycles)
Retention 10-20 10-20 10-20 10-20 10 >10 10 >10(Years)
Write Medium Low Low Medium Medium High Low HighCurrent
Read 29-37 31-41 31-41Current (uA I
Read No No No No No No Yes NoDestructi\'C
New No No No No Yes Yes Yes YesMaterial
Extra 10 8-10 4 4 4 4 2 4Mask
CMOS Good Good Good Good Medium Poor Poor PoorCompatibility
Technology High High Low Medium Product Product Niche ProductVolume Volume Volume Volume Demonsti\laturity Product Product Product Product Samples rator Product Samples
Radiation Poor Poor Good Good Good Good :-'1edium GoodHardness
Defect Pl~0r P00r Medium G00d :-'1cdium I Good G00d Good IImmunitv
IT: 011c-trallSist0r cell
2 ITI R: 011e-transist0r-011e-resistor cell
, IT IC: ol1c-trallsist0H~l1e-caracitl~r cell
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Chapter 2
Fundamental Characterization
Techniques for SONOS NVSM Devices
Electrical Characterization plays critical roles in understanding device
operation mechanisms. extracting device modeling parameters. evaluating device
working perfom1ances. and achieving device design improvements. Charge-trapping
NVSi"1 devices inherit a series of characterization techniques developed to analyze
the prevalent i\10SFET devices. thanks to their structural similarity. These techniques
can be classified into two categories: fundamental and dynamic measurements. which
address different characterization needs.
Fundamental electrical characterization techniques are device-physics
orientated measurements. including I-V measurement. C-V measurement. Linear
2C)
Voltage Ramp (LVR) measurement, Charge Pumping (CP) measurement, etc, which
are aimed to study the electron mobility, gate dielectric capacitance property,
threshold voltage shift, Si-Si02 interface traps, etc. Dynamic electrical
characterization techniques are device-performances orientated measurements,
including speed measurement, retention measurement, endurance measurement, etc,
which are targeted to provide insights of device response rate and reliability issues.
In this Chapter, for the sake of exhibiting an integrated test flow, we discuss the
testing theories and results of the fundamental measurements on one SONOS NVSM
sample (Sample-A). This sample is fabricated on a 6-inch wafer by Northrop
Grumman Corporation. The mask set contains a 1M SONOS SRAM and a variety of
test patterns. including SONOS and standard CMOS capacitors and transistors of
different dimensions. The tunneling oxide/nitride/blocking oxide thicknesses of this
SONOS sample are 1.8nm/8.5nm/4.0nm respectively. which promises low voltage
and low power application. At the end of this chapter. this ONO stack thickness is
verified by the combination of C-V. LVR. and Charge Pumping measurements.
The measurements presented in this thesis are operated in a LabVIEWn1
enYironment. LabVIEWn1 is a software platfonn deyeIoped by National Instruments.
which utilizes a graphical programming language to control test equipment. such as
oscilloscopes. electrometers. and function generators. This feature facilitates users to
control and monitor the test instruments to perfonn a measurement. Communication
between the cC1mputer and the test instruments is accomplished through a GPIB cable
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connected to an IEEE-488 port on the electronic instrument and an identical port on a
GPIB card which is plugged into a PCI slot on a personal computer. Through a GPIB
cable, the operating instructions are transferred from the computer the instruments,
and test data is fed back to the computer, where it can be displayed on the screen and
processed in a real-time manner.
2.1 I-V Measurement
Since a MOSFET works as a switch to control the channel current flow under
the gate dielectric. drain current vs. gate (or drain) voltage under specified drain (or
gate) bias is one of the most critical aspects of the MOSFET characterization.
Previous investigators have modeled the drain current of a MOSFET in the regions of
sub-threshold. strong inversion. saturation. punch-through. etc .. and several authors
have treated unified models. which are valid in all regions. Today. as device
dimension continue to scale dO\\11. short channel effects (SCE) should also be taken
into consideration for short channel devices (with gate lengths of 2-3um or less) due
to velocity saturation. drain induccd barricr lowcring (DIBL). sub-thrcshold swing.
etc. In this scction. howcvcr. wc prcscnt a long-channcl n-MOSFET current-voltagc
modcl in strong il1\'crsion dcvcloped by White. et al [12]. and modify it to obtain thc
drain current for SONOS NVSM dcvices.
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In a MOS transistor, we can write the drain current as [13]
(2.1.1)
where V(y), at distance 'y' along the channel, is the "local potential" referenced to the
grounded source, VSB is the source to bulk bias (negative of the bulk bias if we ground
the source), JIG is the gate bias, p,,!! is the effective mobility, and Qc is the channel
charge for a uniformly doped substrate. Pelf and Qc can be obtain separately as
follows,
First. we may express Qc in the fonn
(2.1.2)
where the flat-band voltage is
(2.l.3-a)
¢(;s is the gate to semiconductor work function difference. Cox is the insulator
capacitance per unit area. ¢ =2¢{ is the surface potential at strong inversion.
), =J2qK~I[;oN H I Cox is the "body factor". and Nil is the bulk doping density. Also.
if we assume the fixed charge in the oxide. p(,,(x). is equivalent to Qss at the Si-Si02
interface. then the flat-band voltage can be further simplified to
. O~,l",=<,~,,-~
, " , (',\ (~
0\
'"'"')
-'-
(2.1.3-b)
Second, the effective mobility may be written by Matthiessen's rule as
1/ J.1cjj =1/J.1o+ 1/ J.1s +1/ J.1c (2.1.4)
where J.1o is the "bulk mobility" (including Coulomb scattering by bulk and surface
charged centers) in the absence of surface scattering (J.1s) and channel velocity
saturation (J.1c) effects. The velocity saturation and the surface scattering may be
approximated as
(2.1.5)
(2.1.6)
where L is the channel length and IV is the channel width, Ex, and E, are the electric
fields associated with the surface (Si-Si02) and inversion-layer edge, respectively. 0,\'
and O( represent the electric field parameters for surface (nonnal) scattering and
channel (longitudinal) scattering of carriers in the inversion layer or channel. The
substrate electrical field is considered as a perturbation on the principal surface
electric field.
Ncxt. we can determine E" and E, from the follo\\'ing conditions
(2.1.7)
(2.1.8)
where QR is the depiction charge density.
~~
-' -'
To calculate J.1ejj' we combine (2.1.4) - (2.1.8) and obtain
(2.1.9)
Then, if we substitute (2.1.2) and (2.1.9) into (2.1.1), the drain current may be
detennined. In this procedure, we assume a constant channel electric field in the
longitudinal direction to simplify the final expression. This allows us to average the
surface-scattering contribution over the channel length as follows
~ ( [V -v _A.-V +A(V +V +A.)1/2]d\lL JJ (, , /1 'f .\/1 • 'f .1
=f- r [Vii -V'/1-¢-V +},(V +V.\'!( +¢y 2]dV
/)
(2.1.10)
Finally. based on the previous simplification. we can fonnulate the drain
current for the MOS surface-channel transistor as
(2.1.11)
where
(2.1.12)
(2.1.13)
(2.1.14)
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The presence of series resistance Rs in the source and drain terminals can modify the
surface roughness parameter, 8s, such that we must replace this term by 8s + 2~oRs
and this term can often mask the effect of surface roughness in the determination of
device modeling parameters. Thus, a simple expression for carrier mobility can be
obtained under low drain voltages as follows
(2.1.15)
As discussed in Chapter I, a SONOS NVSM device is essentially a MOSFET
with a complex gate dielectric composed of oxide-nitride-oxide. Consequently, the
drain current expression (2.1.11) for a MOSFET is also applicable to a SONOS
device given reasonable modifications. Since net charge is stored in the extra nitride
layer. we can take this effect into consideration by adding an extra tenn to the Oat-
band voltage expression and changing Cox to err. err is the effective gate dielectric
capacitance which can be \\Titten as
(2.1.16)
where XTl), XS. XRO. and xer; are the thicknesses of the tunneling oxide. the nitride. the
blocking oxide. and effectiYC oxide in a SONOS structurc. rcspcctinly. Therefore.
I·FR• after some analysis. can be rC\\Titten as:
(2.1.17a)
where Qs =r Ps (x) dx is the trapped charge density per unit area in the silicon
nitride as a result of program and erase operations, and
(2.1.17b)
is the incremental charge centroid (i.e. the change in the charge centroid as a result of
injected charge). At this point. Qss can be regarded as the equivalent charge at the Si-
Si02 interface due to the fixed charge in the blocking and tunneling oxides. If we
assume an initial charge state for silicon nitride with a uniform trap density
completely occupied. either by electrons or holes. then the charge centroid
becomesx=x,,12. Ifwe replace VIIi by VI~II in (2.1.13). (2.1.14). and subsequently
(2.1.11). a simple drain current expression can be obtained. As an example. we
demonstrate the drain current versus gate voltage curves under different substrate
biases based on Sample-A (See Figure 2.1). Within small gate voltage range. the
charge in the nitride layer remains constant supposing that no charge injection process
involved and the effect of substrate bias on the shift of the In - "(,S curves is evident.
Another important concept of MOSFET theory is the threshold voltage l·m.
which is dcfin as the gate voltage at the point of strong illYersion. A general
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expression for the threshold voltage of a SONOS NVSM device is:
(2.1.18)
where rPF =(kT / q) In (Nu /11,), and QI is the interface trap charge defined at the
point of strong inversion. If we consider the modified flat-band voltage (2.1,17) and
assume a uniform charge distribution in the nitride, then we can express the threshold
voltage as:
(2.1.19)
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Figure 2,1 Drain current \'s. gate \'oltage under different substrate biases for
Sample-A (\\·=50~111l. L=50~111l)
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The threshold voltage,to first order, can be determined by drawing a tangent at
the point on the 10 - JIGS curve where the Gm reaches its maximum. This tangent is
extrapolated to zero current where the voltage JIGS == Jim. From (2.1.19), we can see
that the threshold voltage can be shifted by changing the charge stored in the nitride
( Q\, ). Therefore, in the programming operation for the SONOS device, electrons are
injected into the nitride and the 10 - JIGS curve shifts in the positive direction, while in
the erase operation, holes are injected into the nitride and the 10 - JIGS curve shifts in
the negative direction.
2.2 C-V Measurement
Analysis of the behavior of the small-signal capacitance variation with bias
voltage of a SONOS capacitor provides further understanding of the electrical
behavior of the SONOS NVSM devices. In this section. we present the theoretical
background for calculating the effective dielectric thickness of a SONOS device
based on its differential capacitance behavior. The differential capacitance is defined
as C.I' = Ico.; I c/'(; I (the capacitance considered in the section is the capacitance per
unit area). and differs from the static capacitance because the charge on the gate
capacitor yaries nonlinearly \\'ith the gate voltage. If the charge in the nitride layer
remains constant. classical i\ lOS capacitance models arc still applicable with the
simple modification. e(ll =Cc" • Therefore. the differential capacitance C.;. can be
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viewed as the series combination of the fixed gate dielectric capacitor Cell and the
variable Si capacitor CSt as follows:
1 1 1
--=-+-
CJ/( Cel! C.\,/
. ..
(2.2.1)
(2.2.2)
The evaluation of Cs, reqUires representing Q(; as a function of lfIs . The
potential lfI \' can be obtained from Poisson's equation, which includes the
contribution of electrons and holes at the Si-Si02 interface. By using an integrating
factor. Poisson's equation can be made an exact differential which permits integration.
In addition. use of boundary conditions at the Si-Si02 interface and at the edge of the
depletion region pennits obtaining the electric field Es at the Si-Si02 interface [14].
The charge in the Si per unit area is obtained from Gauss's law as:
0(. = K e Eo L
_ 1 .... / .'
__ fiKS,cokT l[qVI S • ( qVls ) I] (11, ]2[ . (qVl s ) 1]
-+ --+exp --- - + - exp -- -
qL \ kT kT N- kTfl \ ,1
(2.2.3)
lellgth represents a distance over which the free carriers reduce the potential from the
fixed impurity ions, and the reduced potential would decay as exp (-x / Lfl)' Next. by
substituting (2.2.3) into (2.2.2). wc havc
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(2.2.4)
(2.2.4) is applicable in the accumulation, depletion, flat-band, and inversion region. In
the accumulation and depletion region, when IfIs < 0, (2.2.4) can be further simplified
by ncglecting the term of (11, I N~Y[exp(q IfIs I kT)-I] so that a simple expression for
C,\, (except during inversion) can be written as
c = KS,[;o l-cxP(-qlflslkT)
,\, 12 LIJ ~qVIs I kT +cxP(-qlfls I kT)-1 (2.2.5)
For the flat-band condition (VI, =0). we can expend exp(-qlflslkT) into
1- q IfI s I kT and obtain C
.IIi as
(2.2.6)
For the accumulation condition (ViS < 0). the term cxp (- q Vis I kr) becomes
dominant so that e,M can be writtcn as
[
x,- L r;]
-. • • C,': ) "V .!..
C,!;,(Acclil/Ill!atwn) = 11 --'-+ I (I I )
KO\[;o "',',[;0 exp q I~'l, / '2kT
('2.'2.7)
For the strong accumulation condition (I VI,. 1> 6 kT! q). the second tenl1 in the
denominator rapidly becomes smaller than x". / K,n £" so that
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(2.2.8)
From the above analysis, we can see that CejJ keeps increasing from the flat-
band to the accumulation region, and reaches its maximum CejJ at the strong
accumulation condition. Therefore, for a p-type SONOS NVSM device, xejJ can be
calculated from the maximum value on the left side (strong accumulation region) of a
classical C - V curve.
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Figure 2.2 High-frequency (1 i\1Hz) capacitance Ys. gate Yoltage behaYior of a
Sample-A capacitor.
Figure 2.2 demonstrates the high-frequency (1 MHz) C - r measurement result
on Sample-A. Gate yoltage is applied from +5V to -5V first. and then from -5V to
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+5V. Since the measurement is carried out on a fresh device (theoretically, no charge
in the nitride) in the low voltage range, we have reasons to exclude the mobile charge
effect, in which electrons in the nitride are drawn closer to or pushed away from the
gate under positive or negative gate bias while holes move in the opposite direction.
Therefore, the C - V curve shift observed in Figure 2.2 is due to the current injection
into the nitride, because testing devices under positive or negative gate bias involves
applying short programming or erasing pulses for each point.
In the accumulation region. a non-saturation effect is observed in Figure 2.2
(even at a strong oxide field >5MV/cm in this case), which means that the effective
gate dielectric thickness obtained from this technique depends upon the lower (or
upper) limit of the DC bias. Therefore. more sophisticated have been developed to
address this issue [15].
In the inversion region. the variation in the measured C - JI curves at different
measurement frequencies can be observed. At high frequencies (such as IMHz as
shown above). the minority-carriers electrons at the Si-Si02 interface are in
equilibrium with the slowly varying voltage ramp. but the recombination-generation
rate is too slow to follow the AC measuring voltage. so that the depletion layer width
becomes fixed. For this reason. the high frequency capacitance becomes constant for
1'(; :' I'T/{. As the frequency decreases. the minority-carrier electrons approach
equilibrium with both the slowly \'arying \'l'lltage ramp and the small-signal AC
measunng voltage. In this case. the measured capacitance approaches the gate
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dielectric layer capacitance Cej( for JIG > Jim. Also, at low measurement frequencies,
minority carriers (electrons in this case) have sufficient time to tunnel from interface
traps and fill near-interface oxide traps (NIOI's) via a tap-to-trap tunneling
mechanism [16]. This results in an anomalous "hump" in the inversion region of the
quasi-static C - JI curve. The NIOT effect will be further discussed in Section 2.4.3.
2.3 Linear Voltage Ramp (LVR) Measurement
The Linear Voltage Ramp measurement is a quasi-static C - V measurement.
Instead of measuring the differential capacitance (edit) of the gate dielectric, we
characterize the current flow through the gate when a linear bias is swept on the bulk
within a specified region. The ramp rate. a (a =avm; / at). is small (ranging from
60mV/sec to 300mV/sec) to maintain quasi-thermal equilibrium in the device. This
measurement can be used to detennine the effective thickness of the ONO dielectric
in a SONOS device. Also. the flat-band voltage shift observed from the displacement
of "dent" can be related to the charge injection into the nitride layer.
Keithley 616
Digiral Elecrromerer
PC LabVIEWT"'"
HP 33120A
..------a-----111114 Funcrional Generaror
Figure 2.3 Linear Voltage Ramp (LVR) measurement setup
A typical LVR measurement setup is shown in Figure 2.3. In order to reduce
the system noise caused by capacitive loading, a functional generator (HP 33l20A)
controlled by the LabVIEW™ applies a ramping voltage to the bulk which are
connected with the drain and source of a device under test (OUT). The gate current is
measured with an electrometer (Keithley 617 Digital Electrometer).
Since the gate voltage applied in the LVR measurement is 1~(,=-1~;H=J~±a·l.
if we neglect the parasitic components in the differential capacitance (17]. the
relationship between the LVR and C -1' behaviors of a SONOS NVSi\1 device is
given by
cO·I =~:I.=(, .... {.
el
cO· cr.~_(_,,'J A. = +a ,C,,·..1.
21;.,'1 CI (. ,,(. (2.3.1)
:\t the strong accumulation regIon. Cii' can be calculated from the gate current
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because CdJf =Cell as demonstrated in (2.2.8). Also, due to the low frequency
behavior, we can obtain the value of Cefj at the point when the device is biased in the
. . .InverSIOn region.
The current flow through the bulk can be formulated by means of calculating
the derivative of QG with respect to t. Following the previous analysis, we have
II - II (II - 0 ) - II 2 J, - Q.,. - Q"(is - (iii Sli - - I-Ii + ifF C
elf C'lf
(2.3.2)
(2.3.3)
where Qs is the total charge at the Si-Si02 interface except for the interface trap
charge QIl and the equivalent charge Qss at the Si-Si02 interface due to the fixed
charge in the blocking and tunneling oxides. By differentiating both sides of (2.3.2)
and (2.3.3). we have
a =I"Ii + 2 <PI- - Q.,! Celf - Q,,! Celf
If we substitute (2.2.5) into (2.2.4) and use thc cxprcssion of (2. I.I 7). wc havc
'1 . a [ f' ( "70 x) ]}1(. =C"! a-¢.\.---:;- 1, -'-.-+-'-.- p,(".t)d,
ct 1\ ()\ E:(I 1\ ,.E:(I
(2.3.4)
(2.3.5)
(2.3.6)
whcre thc first tenn (C,.! .a) represents the displacement currcnt. and thc last term is
involved with the changing rate of thc chargc in the nitridc layer.
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Figure 2.4 The LVR measurement result on a transistor array of Sample-A
(1000 x 5.011m x 0.811m SONOS transistors). A static memory
window of 1.8V is observed for the sweep range of6V - -4.5V.
Charge movement and tunneling effects are also demonstrated.
Figure 2.4 demonstrates the LVR measurement result on a transistor array
(1000 x 5.011m x 0.811m) of Sample-A. The measured gate current is scaled by the
ramp rate (120mV/sec) to facilitate the comparison with the C -I' behavior.
Therefore. the value in the strong accumulation or week inversion region is the
effective gate dielectric capacitance err. which corresponds to the case when the last
two tenl1S in (2.3.6) arc zero. In the strong inversion region. two clTects contributes to
the increase of 1(;. On the one hand. electrons in the nitride can be attracted towards
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the gate, leading to a decrease of the last term in (2.3.6) and a increase of IG. On the
other hand, as the gate bias further increases, electrons in the nitride have more
chance to tunnel through the tunneling and blocking oxides, contributing to a sharp
increase in IG . This results in a "spike" at the upper right end of the LVR curve.
Furthermore, the flat-band voltage shift can be observed and quantified.
Suppose the gate voltage starts increasing from the flat-band voltage VFBI, two charge
transfer processes may occur: 1) electron injection from the substrate into the nitride
through the tunneling oxide; 2) hole back-tunneling from the nitride to the substrate.
After the gate bias reaches VGma.x , the electron current quickly reduces to zero.
Following that. as the gate voltage decreases from VGma.x to VF/32. process I) is reduced
because the trapped electrons in the nitride create an electric field distribution to
inhibit further electron injection. Therefore. during the positive gate voltage excursion
beyond flat-band. the injected electrons (fj,Q;;'1 ) and back-tunneled holes ( fj,Q;'1 ) can
be detennined by integrating the electron and hole currents (1, and I p) between the
two flat-band points [18].
/),()"" =_1_ [f·';.~" I ,dV. - f'/F: I ,dV.]
-" I . .\ (, . .\ (,a· _ Ifi I;~,n
t,
(2.3.7)
(2.3.8)
Since the measured gate current can be viewed as the combination of hole and
electron movements. The sum of (2.3.7) and (2.3.8) corresponds to the area AI - A:
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as shown in Figure 2.4. In addition, the charge transfer can be related to the flat-band
shift by the following equation [18]
(2.3.9)
-III) -In)
where x" is the injected electron charge centroid and xr is the back-tunneled hole
charge centroid. At high charge injection levels, the parasitic parameters (such as the
MOS capacitor underneath the gate bonding pad) and the hole back-tunnel current I"
are negligible. In addition, if we assume a uniform trap distribution in the nitride at
high injection levels, the charge centroid will approach half the nitride film thickness.
Therefore. AI - A;> can be approximated to the net injected electrons (6.Q,';II) which
relates the flat-band shift as
(2.3.10)
According to (2.2.6). the differential capacitance at the fat-band condition is
around 70% of the effective capacitance. This approximation al10ws us to evaluate
the flat-band shift (6.1 "8 ) as shown in Figure 2.4. Also. AI - A;> can be obtained by
integrating the gate current with respect to the gate bias. Therefore. by changing the
upper limit of the gate ramp range. we can calculate AI - A;> and ~ 1"18 for each case.
2.4 Charge Pumping (CP) Measurement
The charge pumping measurement is one of the most powerful and reliable
techniques for the characterization of the interface trap properties of MOS devices. In
this section, the basic charge pumping theory is introduced before we present our
experiment results and their application in measuring the SONOS tunneling oxide
thickness based on the variable frequency charge pumping technique.
2.4.1 Charge Pumping Theory
The charge pumping technique involves measuring the drain and source current
(or the bulk current) of a MOS device when a trapezoidal or a triangular pulse is
applied to its gate at a certain frequency. In order to understand how the current is
initiated and how it is related to the interface traps. one has to consider in more detail
the different mechanisms that occur within one pulse cycle [19].
Suppose a trapezoidal wavefonn is applied to the gate of a p-type MOSFET
(see Figure 2.5 (a) and (c)). It has a rise time (" a fall time 1f' an amplitude ~V(;.
and a period T
r
. Also. its upper limit (1'(,/1 ) is abovc thc MOSFET threshold voltagc
( "7Ji ) \\'hilc its lowcr limit is below the MOSFET nat-band voltagc ( "IH ). Within onc
pulsc. the transistor is switchcd from accumulation towards ill\'crsion and back to
accumulation again. and thc state of the MOSFET channel gocs through diffcrent
mode as follows (see Figure 2.5 (b)).
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1) Initially, when the surface is in accumulation, all of the surface states below
the quasi-Fenni level are filled with electrons, while those above it are empty. These
states are thus in equilibrium with the energy bands (State A).
2) When the gate voltage increases, the surface potential is changing at a
certain rate. During this process, the holes will flow back to the substrate (which in
fact are electrons from the valence band emitted to the states) in order to maintain
equilibrium. At the beginning, the rate of emission of trapped charge is able to meet
the one required to keep the trap occupation in dynamic equilibrium with the voltage
sweep, and the channel is in steady-state condition (from State A to State B).
3) As soon as this rate of change of tapped charge imposed by the emission
process becomes smaller than the one required by the voltage sweep. the channel is in
non-steady-state regime and the emptying of the traps is controlled completely by the
emission process. This transition point between steady and non-steady-state will
always be very close to the flat-band voltage [20] (State B).
4) From the flat-band voltage on the surface potential sweeps very fast from
flat-band position to strong inversion through the depletion region so that the quasi-
Fenni level of minority carriers is dependent on time. In the depletion region. the
concentration of free carriers is \'ery small. Therefore. the time constant is only
controlled by the time constant of the hole emission. (after State B and before the
threshold voltage condition)
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5) When the gate voltage is close to the threshold voltage, the trapping constant
becomes gradually smaller and consequently electrons will be tapped in the surface
states not yet emptied. This process will become important when the gate voltage is
almost equal to the threshold voltage (at the threshold voltage condition).
6) When the gate voltage exceeds the threshold voltage, the remaining traps
will be filled by electrons coming from the source and drain junctions. From that
point on, the channel is back in equilibrium with the energy bands (after the threshold
voltage condition and before State C).
7) When the gate is pulsed back. similar mechanisms are operating. First.
electrons arc emitted from the surface states and flow back to source and drain in a
steady-state regime (from State C to State D). until approximately threshold voltage is
reached (State D). Then. in the depletion region. a non-steady state emission of
electrons from the states to the conduction band will occur followed by removal
through source and drain (after State D and before the flat-band voltage condition).
Finally. when the gate voltage is approximately equal to the flat-band voltage. the
trapping time constant of holes is becoming important. and holes will fill the
remaining occupied (with electrons) traps.
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Figure 2.5 (a) A trapezoidal wavefonn is applied to the gate
(b) The state of the MOSFET channel within one pulse
(c) Four currents involved within one pulse
(c)
Therefore. four different current can be associated with these states (see Figure
2.5(c)). If we assume that the average DII value is the same in the different energy
ranges of the energy gap and equals to DH • these four currents can be expressed as
I = -lIe. If· ~ V . . (. A1 ;, I I· \.
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(2.4.1 )
1 -J =+q-·D ./)./11 ·f·A.2 ,,'t' (.'" (J
1 -
J 4 = +q - . D" . /). If! he . f . A (;
The net charge pumping current, measured at the substrate, is given by
The net charge pumping current, measured at source and drain, is given by
(2.4.2)
(2.4.3)
(2.4.4 )
(2.4.5)
(2.4.6)
According to the simple theory of emission of carriers from surface states, the
following expressions can be derived [21)
Eem . c - E, =- kTln {"'h' (J'" '11, ·Iem . e +exp l(E, - E".,,,I )/ kT j }
Eem . h - E, =- kTln hh .(J'" '11, 'I end + exp l(E,. "i( - E, )/ kT j}
(2.4.7)
(2.4.8)
where "'iI is the thermal velocity of the carriers. (J'" and (J'r are the capture cross
sections for electrons and holes respectively. lem.c and lem.h are times of non-steady-
state emission for electrons and holes respectively. and the exponential tenns are
introduced to account for the case when the emission levels are situated closer to the
band edges than the quasi-fcnni levcls.
According to thc assumptions made in the prcvious dcrivation thesc cmission
timcs arc given by
1_. =1/',. -1'" .. 1'1. /1~r(.1
t·,.{ ".... I,. '
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t2.4.9)
(2.4.10)
for trapezoidal pulses, while for triangular pulses lem,eand lem," are given by
(2.4.11)
(2.4.12)
where f is the frequency and a is defined as the fraction of the period where the gate
voltage is rising.
Thc charge pumping current for trapezoidal pulses is thcn given by
- [( r::-::-) (I VIII - Vml ~)]1(/, =2·q·D" ·f·/t ·kT In "tllll,va"a" +In !tlV(;! vl /' I ,
and the charge pumping currcnt for triangular pulses is
(2.4.13)
- [( r::-::-) (I V'II - Vm 11 I ( ))]1(1' =2·q·D" ·f·A(; ·kT In "tI,Il,va"a" +In !tlV(;1 fv a . I-a (2.4.14)
2.4.2 Charge Pumping Experiment Setup and Results
Based on thc analysis in prcvious section. wc can either measure the drain and
source current or the substrate current to derive the avcrage density of interface trap
states ( Dil ). A typical charge pumping experiment setup is shown in Figure 2.6. In
this configuration. the source and drain of the device under test are tied together while
the substrate is grounded. A certain pulse train is applied to the gate by a HP 33120A
functional generator. and the corresponding drain and source current is measured by a
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Keithley 616 electrometer. The analog output signals of the electrometer is shielded
via a tri-axial cable and sequentially sampled by a HP 59313A AID converter.
Keithley 616
Digital Electrometer
HP 59313A
AID converter
PC
LabVIEwrM
HP 33120A
Functional Generator
Figure 2.6 Charge Pumping Experiment Setup
Since the charge pumping current can be expressed by (2.4.13) or (2.4.14) only when
the flat-band voltage and threshold voltage of the MOS reside within the gate pulse
range. three different kinds of pulse series are applicable to the gate:
1) Keep the pulse base level in accumulation and pulse the surface into inversion
with increasing amplitude:
2) Keep the pulse base leyel 111 1I1yerSlon and pulsing the surface into
accumulation with increasing ampl itude:
3) Vary the pulse base leycl from 1I1\"CrSlon to accumulation while keep the
amplitude of the pulse constant.
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As shown in Figure 2.7, in method 1), a saturation level for the charge pumping
current is expected when the top of the gate pulse exceeds the threshold voltage of the
MOS device. In method 2), the pulse base level is kept constant in inversion with the
expectation to avoid the geometric component of the current, which refers to an
additional substrate current when some fraction of the mobile channel charge does not
drift back to source and drain. The final method yields three regions depending on the
position of the pulse base level. Only the second region (V(il < VI/J < Vm < V(i/{) gives
the charge pumping current as determined by (2.4.13) or (2.4.14).
........................ . ....... vTI/
(a) Upper Umlt Sweep
. . VJIj
.............. . V
rll
(b) Lower Umir Sweep
Qcp
nn~ .. ... ... V"
Jl (C~ Base Vorrage Sweep
Figure 2.7 Three different methods to perfonn the charge pumping
measurement and their corresponding results
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Figure 2.8 demonstrates the charge pumping result on a Sample-A transistor
(W/L==50um/O.8um) under different stress conditions (fresh, after IE4 cycles, and
after 1E6 cycles). Since the interface trap charge pumping current is directly
proportional to the average density of interface states and the frequency of the
pumping pulse f, the frequency dependence can be removed by examining the charge
recombined per cycle (Qn' == In' / f) under the high frequency condition. The
maximum value of each curve corresponds to the region (V(,I < Vln < Vm < V(jJl) and
allows us to extract D" . The degradation of the Si-Si02 interface is observed from
the increase of the charge pumped per cycle. The average densities of interface states
calculated for each condition are 1.2EIO/cm2eV for the initial state. 1.6EIO/cm2eV for
the state after 1E4 cycles, and 1.8E 1O/cn/eV for the state after 1E4 cycles.
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Figure 2.8 The recombined charge per cycle as a function of the base yoltage
for a Sample-A transistor (\\"/L==50pm/O.8 11m) under ditTerent stress
conditions (initially. alter 1E4 cycles. and alter 1E6 cycles).
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2.4.3 Variable Frequency Charge Pumping and Its Application
In our previous discussion, we assumed the charge recombined per cycle
remained the same irrespective of the measurement frequency. This assumption is
only applicable under high-frequency measurement due to the effect of the traps
located spatially near the Si-Si02 interface - the near-interface oxide traps (NIOTs).
Thus, if a device with (NIOTs) is held in inversion for a period of time longer than
the tunneling time constant, then communication may occur between the interface
traps and the NIOTs, provide an additional current component and concomitant
increase in the charge recombined per cycle. These near-interface oxide traps may
exchange charge with interface states via a trap-to-trap tunneling mechanism leading
to an increase in the observed noise.
Following the treatment described by Paulsen and White [21]. we can quantify
the charge pumping current by assuming that the surface recombination (the process
that govems the interface trap occupancy) and the trap-to-trap tunneling (the process
that govems the near-interface oxide trap occupancy) are t\\'o independent
mechanisms. If the rise time. r, . and fall time. r, of the pulse are selected to be small
in duration to minimize the tunneling during rise and fall edges. the differential
equations that depict the two mechanisms can be uncouple and solved separately.
Therefore. the total charge pumping current may be \\Titten as the sum of the
interface trap contribution. IIi' if' and the oxide trap contribution. Iii' ilf :
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(2.4.15)
The first term in (2.4.15) is (2.4.13) for trapezoidal pulses.
In order to obtain the second term, we need to solve the differential equation
for the filled NIOTs, P·Oh characterized by a trap-to-trap tunneling process
a [ ] p-(E,x,t)
- p-(E,x.t) =--=-(1/--
at u/ r rr (E, x)
where Trr is the trap-to-trap tunneling time constant given by
(2.4.16)
(2.4.17)
where 111; is the effective mass of an electron in the oxide, tl is the reduced Planck's
constant, and DII is the average density of interface traps. The parameters a l and a 2
are the attenuation coefficients in the Si02 and Si. respectively. and To has minimal
spatial dependence. To solve (2.4.16). we assume a mono-energetic trap level.
p- (E. x. () = N7 (x)· c5(E - E7 ). and average over the period of the applied pulse.(:.
Consequently. the ncar-interface oxide charge pumped per cycle becomes
(2.4.18)
where .\', (x) (em·') is the volume density of traps in the oxide. is the xO\ oxide
thickness (1l1r [1 SONOS device XO\ is the tunneling oxide xro). Xro;m is the minimum
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distance a near-interface oxide trap is located from the interface to be distinguished
from an interface trap. In order to solve the integral in (2.4.18), we treat the term
1- exp (-1/ f· Tn (EI' x)] = fon (x) as an occupancy function and define a maximum
tunneling distance [22] as
(2.4.19)
such that all traps located closer than Xm , (but further than Xmlll ) are filled and all traps
located further than Xm are empty. This approximation simplifies (2.1.4.18) to
(2.4.20)
The charge pumped into and out of the oxide traps is seen to increase with decreasing
frequency. in agreement with experimental observations. In addition. to profile the
spatial distribution of oxide traps. the slope of (2.4.20). for f« 1/ TrAEr. x
mm
). is
obtained by differentiation with respect to log(f) as
cO ') 3q ,I
-'p ~N (x )_. '(,
alog! 7", at
(2.4.21)
where XT ( xm ) is the density of traps located at the maximum tunneling distance
appropriate for the frequency of the measurement. Thus (2.4.19) and (2.4.21) may be
used to obtain the spatial distribution of ncar-interface oxide trapped charge in aMOS
system. This analysis is based on a two-step process where electrons (holes) arc
trapped in intert:1ce traps. D, . and proceed to tunnel to ncar-interface oxide traps.
60
We can calculate the tunneling oxide thickness from the comer frequency fc
which can be read from the figure of the recombined charge per cycle versus the
pumping frequency (see Figure 2.9). The comer frequency fc is the turning point from
which the recombined charge per cycle starts to increase drastically. This increase
results from the electrons tunneling to nitride. Therefore, the corresponding frequency
is the reciprocal of the tunneling time constant, Tn. After that, according to the
relationship between the tunneling time constant and tunneling distance (2.4.17) (see
Figure 2.10). we can finally obtain the tunneling oxide thickness of a SONOS device.
The extracted tunneling oxide thickness is 1.8nm based on a comer frequency of
10Hz and an average density of interface traps of 1EI0/cm2eV.
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Figure ~.q The recombined charge per cycle as a function of the charge
pumping frequency for a Sample-A transistor (W/L=50 ~lm/O.S~lI11)
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Figure 2.10 Trap-to-trap tunneling time constant versus tunneling thickness for
different values of DJI
2.5 DND Stack Thicknesses Measurement
Based on the previous discussion. we can combine the C-V measurement.
Linear Voltage Ramp (LVR) measurement. and Variable Frequency Charge Pumping
measurement (VFCP) together to extract the ONO stack thickness of Sample-A.
First. by measuring its C-V behavior. we can calculate the effective oxide
thickness of the Sample-A gate dielectric (2.2.8). Second. we can obtain the tunneling
oxide thickness by extracting its corresponding tunneling time constant from the
variable frequency charge pumping result (2.4.17). Finally. the last equation is the
relati(,nship of the tlat-band voltage shift and the net injected charge into the nitride
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5E.11 i
(2.3.10). As we extend the upper limit of the sweep range in a LVR measurement, the
amount of the net injected charge increases (see Figure 2.11). This allows us to
calculate the slope (x,~, / (2· K,~'Go) + X OIi / KoxGo ) of the flVFIi versus AI - A2 curve
(see Figure 2.12). The calculated ONO stack thicknesses of Sample-A are 1.82nm for
the tunneling oxide, 8.55nm for the nitride, and 4.03nm for the blocking oxide, which
closely match the actual thicknesses given at the beginning of the Chapter
(xTQ=1.8nm; x.\=8.5nm; xBo=4.0nm).
- From -4.5V to 4.0V
From -4.5V to 4.5V
From -4.5V to 5.0V
From -4.5V to 5.5V 3.E-11 ;
I
From -4.5V to 6.0V I _" ,oI-l- --~- p------ ---~-~l
c=-2-~~'~~-- 2 -~~_ -- - ~
--5&11·-- -- -
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Figure 2.11 :\ linear \'oltage ramp measurement for different sweep ranges
(fix the lower limit and increase the upper limit from 4V to 6V)
63
"l X DB x\'
/l. = --+ -'-
f: OJ 2 f: s
3.E-03 4.E-03 5.E-03 6.E-03 7.E-03 8.E-03 9.E-03 1.E-02
l1Q
2.0 ~-------------~------------- --------- --------------
1.8 -;
1.6 ~ Y=185.78x + 0.0329
1.4 i
1.2 ~
l1VFB1.0,
0.8 .
0.6 ~
0.4 "
0.2 -
0.0 ; -----. - -
O.E+OO 1E-03 2.E-03
Figure 2.12 The flat-band shift versus the net injected charge change allows us to
extract from the slope 0 f the curve, x.\ / (2 . K\ £:0 ) + XOIJ / K ox £:0 •
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Chapter 3
Dynamic Characterization Techniques
for SONOS NVSM Devices
Dynamic clcctrical charactcrization tcchniqucs arc spccially dcsigncd to
cvaluatc thc "memory capabilitics" of a non-volatile semiconductor mcmory dcvicc,
Thcse techniques are not only used as the diagnostic tools for judging thc quality of a
NVSM dcvice but also givc us the hints for further NVSM design improvcments.
In this Chaptcr. we first discuss thc NVSi\1 perfonnancc rcquiremcnts that push
the c\'olvcmcnt of thc NVSi\1 dcviccs. Thcn. \\'C introducc thc principle and operation
mcthod of thc tcst systcm dcsigncd to pcrfonn thc dynamic mcasurcmcnts. Finally.
cach dynamic mcasurcmcnt is analyzcd bascd on a SONOS NVSi\1 sampIc (Samplc-
B) which is als() fabricatcd by Northrop Grumman Corp. Thc only diffcrcncc bctwccn
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Sample-A (the SONOS NVSM device presented in Chapter 2) and Sample-B is the
ONO stack thickness: the tunneling oxide/nitride/blocking oxide thickness of Sample-
B is 2.0nm/4.5nm/5.5nm, compared with 1.8nm/8.5nm/4.0nm for Sample-A.
3.1 NVSM Performance Requirements
A series of standards have been set to guarantee the performance of a NVSM
device. From a user's point of view, the programming/erase speed (how fast),
retention (how long). and endurance (how robust) of a NVSM device are the most
critical aspects of the dynamic electrical characterization. In addition. as the device
scaling trend continues. the need for low-cost. low-power. and high-density NVSM
keeps increasing. Also. the radiation-hardness property should be considered for a
variety of space and military applications.
• Programming and Erasing Speed: Programming/erasing speed refers to the
time duration of the programming/erasing voltage (typically <10ms) applied to
the gate (for the case of SONOS NVSl\·l devices) required to switch thc dcvice
bctwecn thc crascd and thc \\Tittcn state. A varicty of chargc injcction and
rcmoval mcchanisms \\'ill bc discusscd in thc first part of Chaptcr 4. At a chip
lew!. thc rcsponse ratcs for infonnation storagc. dcvicc rcsct. and data acccss also
dcpcnds upon the design architccture (NOR. NAND. OR. or AND).
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• Retention: Retention refers to the ability of the NVSM devices to maintain the
written or erased states under a specific condition (temperature and stress) for an
extended period of time. The established industry standard is 10-20 years at 8SC
(for commercial applications) or l2SC (for military and space applications).
However, it is a continuous challenge to be able to realistically predict this long-
term behavior because failure causes are difficult to identify and real-time testing
is not feasible. Several charge loss mechanisms and the corresponding design
improvements proposed to address these issues will be covered in the second part
of Chapter 4.
• Endurance: Endurance refers to the ability of a device to withstand repeated
write and erase cycles (at least 106 cycles) and still be able to retain and recover
the infonl1ation. The normal operating process used to set and to reset the state of
the memory cell generally stresses the materials, and degradation of cell
characteristic can be expected. Degradation is usually associated with a defect
related mechanism rather than with an intrinsic device characteristic_ Endurance
and retention requirements provide the user with guidance as to the probable
capability of the de\-ice and define a "safe" range of use.
• Low Voltage Operation: The NVSi\l program and erase voltages currently are
not compatible with aggressively scaled low-voltage Ci\ lOS devices. This makes
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design optimization a daunting task. Today' s designs utilize high-voltage
generating charge-pump circuits, which are difficult to integrate in device layout
with memory arrays and for space applications they are susceptible to failure at
low radiation levels. High voltage devices also require additional fabrication steps
and reduced yield in manufacturing high-density NVSM devices. For floating
gate NVSM, future projections predict scaled polysilicon devices as having 7 nm
tunnel oxides with scaled programming voltages to produce electric fields in
excess of 10 MV fcm. Comparatively, SONOS NVSM promises low-power and
low-voltage operation due to their thin effective oxide thickness (EOT) (-lOnm).
Radiation Hardness: Radiation hardness is the primary requirement for the space
and military applications. During radiation exposure, ions trap in the tunneling
oxide of the transistor and shift the threshold voltage, causing leakage currents to
flow while the device is in the off state (sec Figure 3.1). The NVSM technologies
utilizing discrctc charge trapping (e.g. SONOS and NROM) arc inherently
radiation-hardcncd, due to their thin tunneling oxides. Howcvcr. floating gate
mcmoncs cannot bc utilized in radiation applications, in which case thcir
pcriphcral charge-pump circuits fail at 10krad, the sensmg amplifiers fail at
50krad, and the charge stored in the floating gate leaks out at 100krad [23]. This
perfonnance is eclipsed by thc SONOS NVS},1 dcviccs which can opcrate without
incidcnt at radiation levels up to 500krad [24 J.
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Figure 3.1 Off-state leakage in an irradiated 50 x 0.811m SONOS transistor [24]
In practical application. the above device performance requirements must be
considered along with the scaling and processing issues. The increasing complexity of
electronic systems due to the integration of multiple functions on a single chip, have
pushed scaling to new heights for both commercial and defense electronics.
Historically the NVSM devices in a given time period have not been referenced to the
then-current CMOS feature size. F (whose characteristic feature size is the DRAM 1;2
pitch). but have lagged behind by one or more years. In the long term. simple
adjustments of the cell dimensions are inadequate to continue scaling. and appropriate
modifications of circuit architecture. wavefonns. algorithms. etc. need to be included
as part of the development effort. Also. reliability is a critical aspect of process
integration. Emerging technology generations require thc introduction of ncw
69
materials and processes at a rate that exceeds current capabilities for gathering
information and generating the required database and models on new failure regimes
and defects. The memory element structure for each NVSM technology differs from
the underlying CMOS technology in some way, and accommodating those
differences while attempting to scale the memory cell poses some difficult issues.
3.2 Test System for Dynamic Characterization of NVSM Device
A reliable test system is critical to the evaluation of the above-mentioned
performance parameters. In this section. we discuss the operation principles,
architecture. and high-temperature-measurement setup of a typical test system
developed by Yu Wang [25].
3.2.1 Operation Principles
The basic functions of our test system include I) flexibly operating (program.
crase. or idle) the device under test (DUT) and 2) quantitatively detect (read) the
memory state of a NVSM device. The realization of these two functions is based on
the capability of our test system to set the OUT into one of four working states
(ProgramlErase/ldlefRead) at any giYCIl time. Since our test system is designed for
i\10SFET bascd non-volatile memory dcviccs (floating gate and charge-trapping
NVSi\1 dcviccs). for each state there is a sct of I'G (gatc bias). 1"[1 (drain bias). I's
(source bias). and I's",~ (substrate bias) \'alues applicd to thc corresponding tenn inals
of the OUT (Sec Figure 3.~).
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Mode Control Signals (WrireIEraseiReadlldle)
Idle!
Device Under Write Erase Read Idle
Tesr (OUT)
VG VG.w VG.E VTH VG.1
Vs Vs.w VS.E 0 VS.1
Vo Vo.w VO.E VO.R VO.1
VSub VSub VSub VSub VSub
Figure 3.2 Four operation modes and their corresponding bias conditions
For each terminal except the substrate. the switching between these states is
controlled by an Ie switch. In order to keep the three terminals changing in pace with
each other. these switches are all controlled by three external digital signals (the mode
control signals): Erase\. Write\. and Read\. At any given time. only one of these
signals is allowed to be low. and the OUT is set to the corresponding state. The idle
state is established when all three signals are high. A specific dynamic measurement
involves setting an alternation of these states in series. For example. in order to
examine the memory state of a device after a write pulse. we set the OUT into write-
erase-\\Tite-read modes. successively. The first two states (a pre-cycle) are used to
reset the OUT and the third one is the \\Tite process before we measure the device' s
memory state in the final step.
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Program/Erase/Idle Mode
In the program/erase state, the four terminals of the OUT are properly biased to
facilitate charge injection/removal. In the idle state, the four terminals are equally
biased (usually grounded) to represent the retention condition (see Figure 3.3). For a
SONOS NVSM device, JIG is set to be positive/negativelzero while the other three
terminals are grounded in the program/erase/idle mode respectively.
The duration of the program/erase states determines the program/erase pulse
length. To generate high-quality output pulses, system noise must be minimized and
the rise/fall time of the Ie switches should be short enough to ensure fast state-
transition rate. For our test system. program/erase pulses as short as 1O-6sec can be
guaranteed. The terminal voltages are provided by power supplies. For the state
biases only. 9 independent power supplies are required even if we do not consider the
read state and the substrate bias. However. except VG II' and VG £. most of these biases
are grounded during operation. This allows us to adopt a more efficient operation
scheme by using bias selectors. Since the gate voltage is always applied in the \\Tite
and erase states. we use two separate power supplies to provide J"G II' and I'G E biases.
In addition. we use three more optional power supplies (I"X. ",\ _. and T '\ _ ) and one
ground tenninal to accommodate the rest bias conditions (gate bias in idle state or the
drain/source bias in \\Tite/erase/idle states). These optional power supplies and the
ground tenninal connect separate bias selectors that proyide "\. "\- . ,'\ . and zero
Write Mode Erase Mode Idle Mode
VD.,VD,W VS,I'r' VD,E VS,E
Vx
OJ
-.
Vx+
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Figure 3.3 Schematic demonstration of the bias condition selection method
Usage of power supplies and switch selectors
Read Mode
In the read state. we are expected to acquire a physics parameter that represents
the memory state of the de\"ice under test. Since a i\10SFET based memory unit
manifests its state by making a difference in its read-out current (drain current) when
a specified bias is applied to the drain side. it is an option to quantify its memory state
by measuring this read-out current. Howewr. it is more feasible to measure the gate
voltage (the threshold or tum-on voltage) that generates a pre-specified amount of
drain current under a certain drain bias (see Figure 3.4 Top).
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Figurc 3.4 Top: Dcmonstration of refcrcnce current and biasing of a transistor to
rcad the thrcshold \"oltage at the gate tenninal with a 1.5V drain bias (27].
Bllttom: Read modc of thc tcst systcm.
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In this "constant current" method [26], a gate-source voltage (also the output
voltage of the operational amplifier) establishes through a negative feedback, under
which the channel current of the device under test is equal to the pre-selected constant
reference current (see Figure 3.4 Bottom). The reference current is usually chosen to
be 0.1 flA per square channel. The threshold voltage can be determined with a single
voltage measurement, which reduces read disturb to a minimum [25]. In addition, a
drain-source nip element is included in the test circuit to "reverse read" a NROM
NVSM device.
3.2.2 Architecture
Based on the previously discussed operation principles, we have developed an
automated test system to perfonn dynamic characterization of SONOSINROM
nonvolatile memory devices under vanous write/erase schemes at elevated
temperatures. Program/crase speed, retention and endurance characteristic of
SONOSINROM devices can be mcasured with this test system. A device undcr test
can be \Hillen or erased with tunneling. channel hot electron (CHE) injection and
hand-to-hand tunneling induced hot holc injection (HHI) and etc .. depending on thc
hias sctup.
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Figure 3.5 Test system for dynamic characterization ofNVSM devices
As shown in Figure 3.5. this test system consists of a probe stand with a built-in
hot chuck. a custom-designed write/crase/read test circuit. a data acquisition (DAQ)
card. and a controller PC with LabVIEWnl programs. The function of each clement
is ShO\\11 as follows:
• Probe Stand: :\ shielded stand with four adjustable probes. This stand has a
built-in hot-chuck for high temperature measurcmcnt (from room tcmperaturc to
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Figure 3.5 Test system for dynamic characterization ofNVSM devices
As shown in Figure 3.5. this test system consists of a probe stand with a built-in
hot chuck. a custom-designed write/erase/read test circuit, a data acquisition (DAQ)
'I'M
card. and a controller PC with LabVIEW programs. The function of each element
is shO\vn as follows:
• Probe Stand: A shielded stand with four adjustable probes. This stand has a
built-in hot-chuck for high temperature measurement (from room temperature to
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SOO°C). The chuck can hold an 8-inch wafer. Nitrogen flow can be generated in
the stand to improve the contact interface quality.
• Test Circuit Board: In charge of applying pre-defined bias to the four MOSFET
terminals of the OUT and outputting its threshold voltage. It receives mode
control signals from the DAQ card to operate the OUT in the Write/Erase/Read/
Idle mode accordingly. Bias condition can be pre-selected with the on-board
switch array. Bias magnitude is controlled by the corresponding power supply.
• Data Acquisition Card (DAQ): A PCI card (NI-6040E) installed in a personal
computer. Controlled by LabVIEW™ programs, it generates Write/Erase/Read
signals to the test circuit board and reads threshold voltage of the OUT from the
circuit board.
• Control Software: Programs written in LabVIEW™ for NVSM speed, retention
and endurance tests. Controls the OAQ card to generate digital control signals to
control the test circuit board. Control the OAQ card to read threshold voltage of
the OUT from the test circuit board. Stores measured data in a text file. Timing
conditions (WritelErase times. Read delay time. WritelErase cycles. and retention
time) are set in the front panel.
3.2.3 High Temperature l\'leasurement Setup
High temperature measurements require the hot chuck to heat the wafer and
hold it at temperatures of 85T. I25'C. or 250T. In these cases. the hot chuck
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routinely operates at temperatures up to 400'C. Due to this wear on the hot chuck, the
surface where the wafer is placed is no longer planar. This creates difficulty in
making good contacts between the probes and the contact pads of the device
terminals. In addition, when the device is heated and cooled, there is a degree of
vibration associated with the operation of the hot chuck. Usually, increasing the
temperature to 85'C causes the probes to expand and slide off of the contact
windows, scratching the device, and losing contact with the appropriate device
terminals, especially for long-term retention measurements taken out to 104 seconds.
In our laboratory. we use two approaches to address this problem [27]:
Solution I: Using Special Expansion Probes
The measurement presented in this thesis compensates for the high-temperature
effects by using special expansion probes and smaller sections of the wafers. The
smaller pieces are not as affected by the non-planar surface of the hot chuck or by
vibrations in the laboratory. allowing the retention measurement to be perfonned at
extended times and temperatures up to 225 'Co Probes designed specifically for high
temperature measurements are thin and flexible. allowing them to bend in order to
compensate for the contact pads moving due to expansion or contraction of the \\"afer.
The flexibility of these probes also allows the probes to maintain contact with the
wafer while experiencing vibrations which would cause convcntional probes to slide
off the C("\I113ct windows.
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Solution II: Testing Packaged Sample
Extremely high temperatures (>1OO'C) can cause the probes to stray from the
contact pads even with specially designed probes. Therefore, Northrop Grumman has
packaged SONOS transistors in a 40-pin integrated circuit (lC) chip. Each chip
contains 7 SONOS transistors of various dimensions. The transistor terminals are
accessed using the pins of the IC chip. In addition, the IC chip is connected to a zero
force insertion socket where the pin connections are fed out through a wire connected
to a metal box, where connections can be made with conventional 'banana-plug'
cables to each individual IC pin. The IC socket and connectors are rated for use in
temperatures up to 300'C (see Figure 3.6 Left).
A Yamato DX300 high temperature oven is used to heat the IC chip up to a
maximum temperature of 300'( where the cable connecting the socket to the metal
output box is fed out through a vent in the top of the oven (see Figure 3.6 Right). This
flexible measurement setup allows for easy high temperature characterization of
SONOS devices without the risk of probes disconnecting from contact pads due to
thermal expansion of the wafer. thennal expansion of the probes. and vibrations
generated by the occupants or equipments of the research lab.
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Figure 3.6 Left: Ie socket fixture for high temperature measurements. Right: Front
panel of the OX 300 oven where the temperature is set and monitored. Temperature is
rigidly controlled and does not fluctuate when oven has reached set point. Over-temp
control prevents overheating in case of microcontroller malfunction.
3.3 Dynamic Characterization of a Typical SONOS Device
In this section. we present the dynamic measurement results of a typical
SONOS NVSM device (Sample-B) using the previously introduced test system. By
examining its speed. retention. and endurance perfonnances. we can obtain important
infonnation conceming device design optimization.
3.3.1 Speed Measurement
In order to understand the de\'ice respond rate. we need to examme the
influence of the WIT: pulse width on the threshold \'oltage shift for different WIE
pulse magnitude, Therefore. the speed measurement result presents the threshold
\'oltage shift \'ersus the \\';E pulse width relationship.
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Figure 3.6 Left: Ie socket fixture for high temperature measurements. Right: Front
panel of the DX 300 oven where the temperature is set and monitored. Temperature is
rigidly controlled and does not fluctuate when oven has reached set point. Over-temp
control prevents overheating in case of microcontroller malfunction.
3.3 Dynamic Characterization of a Typical SONOS Device
In this section. we present the dynamic measurement results of a typical
SONOS NySM device (Sample-B) using the previously introduced test system. By
examining its speed, retention, and endurance performances, we can obtain important
information concerning device design optimization.
3.3.1 Speed Measurement
In order to understand the device respond rate, we need to examme the
influence of the WIE pulse width on the threshold voltage shift for different WIE
pulse magnitude. Therefore, the speed measurement result presents the threshold
voltage shift versus the W/E pulse width relationship.
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Figure 3.7 Write/Erase speed performance of Sample-B (W=5011m; L=O.811m)
for WritelErase voltages of±6V. ±6.5V. ±7V. ±7.5V. and ±8V.
Figure 3.7 shows the speed measurement result of Sample-B using the WIE
pulses of ±6V. ±6.5V. ±7V. ±7.5V. and ±8V. Each data point (threshold voltage) is
recorded after a pre-cycle and the pulse to be examined. The pre-cycle pulses have to
ensure that the OUT can be reset to a given \\Titten or erased state. In this case. we
use 25ms \\Tite pulse and 75ms erase pulse to initialize the device. and examine the
pulse lengths from 10''sec to 1O-1sec. By our LabVIEW D1 programs. the \\Tite speed
and erase speed curves are measured separately. These two measurements should be
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taken alternately in case of the threshold voltage shift due to the residual charge
resulting from consistent write or erase operations.
For a given WIE bias condition, we can obtain some important information
about the device under test from a pair of WIE speed curves.
• Initial State: The starting point of the write curve can be regarded as the erased
state while the starting point of the erase curve can be regarded as the written state.
That is because, at the beginning (10.7sec or 1O-6sec), the pulse to be examined is
too short to change the initialized state. This property could allow us to check the
accuracy of the measurement result. For the write curve. it would be abnormal if
the JlT/{ value at the point when the write pulse equal to the pre-cycle write pulse
is not close to the initial JIT/{ value of the erase curve. This discrepancy usually
might result from the residual charge effect (OUT is not initialized to the same
state) and might be reduced by appropriately adjusting the pre-cycle pulse width.
The erase curve can be verified in the same way.
• Cross-Over Point: The meeting point of a pair of \\Tite and erase speed curves. It
is an indication of the speed perfonnance for this given \\Tite/erase bias condition.
Generally speaking. the shorter the cross-over pulse length. the faster the device
rcsponsc rate.
• Cun'e Slope: The slope of thc \V IE CUf\'C is the threshold voltage shifting ratc as
the \VIE pulse width incrcases. FClr SOi'JOS i'JVS~t devices. the slope of the \VIE
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curve decreases as the pulse width is prolonged. Several mechanisms contributes
to this effect: I) as the electrons or holes keep injecting into the nitride layer,
these injected charge establish an extra electric field against the gate-bias created
field which decreases the charge injection efficiency; 2) the amount of traps for
electrons or holes is limited; 3) opposite charge tunnel through the blocking oxide
into the nitride and neutralize the charge injected from the substrate. Sometimes,
the WIE curve flattens in the end, which is the charge injection saturation effect.
In the operation of SONOS devices. charge injection is governed by tunneling
processes. which are strong functions of the electric field [28]. Therefore. the
magnitude of the applied programming voltage and the amount of the initial nitride
charge are important parameters in determining the speed of a SONOS device. By
comparing the \VIE speed curves using different \VIE voltages. we can choose
appropriate bias condition to optimize the speed perfornlance.
From Figure 3.7. we can see that as we increase the \VIE pulse magnitude from
6V to 8V. the cross-over time decreases from about 3E-4sec to 3E-6sec. roughly at a
rate of one decade per volt. Also. the threshold voltage shift of the initialized \\Titten
state increases almost proportionally to the write pulse magnitude due to more
injected electrons. However. the threshold voltage shift of initialized erased state
remains the same because the higher barrier height for holes and deeper hole traps
limit the amount of holes injected eycn under higher crase voltage. In addition. low
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voltage operation shows improved charge injection saturation effect than the high
voltage operation, in which case this effect is not observed until the pulse time is
beyond 1E-3sec.
3.3.2 Retention Measurement
Ideally, a nonvolatile memory device should maintain its information content
for an infinite amount of time. Unfortunately, this is not the case in the real world.
Data retention measure how long the device can remain in the written or erased state
once it is set to that particular state. Therefore. the retention measurement examines
the threshold voltage shift versus the read delay time (the duration between the read
operation and the last pulse).
To perfonn a retention measurement. we first initialize the device into written
or erased state (a re-cycle is required before a \VIE pulse is used to set the device into
the \\Titten or erased state). Following that. we idle the device for a specified period
of time (read delay). Then. the threshold voltage is read out after the read delay. By
repeating this procedure with increasing read delay. we can examine the \\Titten or
erased state degradation after a given period of time. However. since the industry
standard requires at least 10 years retention capability. real-time measurement is not
feasible. Therefore. by using the last few retention data. we extrapolate the threshold
voltage till 10 years to study the decay rate and memory window at that time.
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Figure 3.8 Written/Erased retention perfomlance of Sample-B
(W=50llm: L=O.8Ilm) at different temperatures
As introduced in the prevIOus section. the retention measurement can be
perfonned at elevated temperatures. Figure 3.8 demonstrate the high-temperature
retention characteristic of Sample-B. from which we can see that the decay rate of the
\\Titten state (excess electron state) is sensitive to temperature while the decay rate of
the erased state (excess hole state) remains the stable. The reason for this
phenomenon is that the electrons arc trapped in shallow energy wclls and. as the
temperaturc goes up. the trapped electrons in the nitride can escape the traps and back
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tunnel through the thin tunneling oxide to the silicon. The holes, on the other hand,
are trapped in deep energy wells and cannot escape by thermal excitation [29].
3.3.3 Endurance Measurement
Each time a WIE operation is performed on the device, electrons or holes pass
through the tunneling oxide with the possibility of device degradation. Endurance is a
measure of the ability of a device to sustain the damage of the WIE cycling. Although
the deterioration often manifests itself with retention degradation, it has common
practice to use the shift of threshold voltage of the written/erased states as a function
of WIE cycles to represent the device endurance.
To measure the endurance characteristic of a SONOS device, we apply a series
of cycles to stress the device and then read the threshold voltage. By repeating the
procedure using different cycling times. we can evaluate the threshold voltage shift
under different stress conditions. Figure 3.9 shows the endurance measurement result
of Sample-B (1000 NSONOS 50~mXO.8~m transistors). The cycling condition is 7V
2.5ms for \\Tite and -7V 7.5ms for crase. This device shows a good endurance. The
threshold voltage does not change until 104-105 cycles. As the numbcr of \V IE cycles
increases bcyond that point. the dcvice thrcshold voltagc shift positively, indicating a
net trapping of electrons in the dielectric. Similar beha\·ior has been observcd by
i\tinami et al [30] and Yang [17]. For Sample-B, the shiH is only 0.1 V for 1 million
W/E cYcles.
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Figurc 3.9 Endurancc performancc of Samplc-B (1000 NSONOS 5OllmXO.8f.lm
transistors). WIE cycling condition is 7V 2.5ms/-7V 7.5ms.
To invcstigatc thc cffccts of \VIE cycling on the rctention behavior. the
retention characteristic is first measured when the dcvice is in its virgin state. i.e ..
without being intentionally stressed. Next. the devicc experience 104 \VIE cyclcs (a
7V 2.5ms \\Tite pulsc and a -7V 7.5ms crase pulse for each cyclc). Then. thc retention
characteristic is measurcd again. By rcpcating the last two stcps with lOs and 106 WIE
cycling timcs scparatcly. wc can obtain thc rctcntion pcrfonnance under diffcrent
strcss condi tions.
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Figure 3.10 Effect of WIE cycling (7V 2.5ms/-7V 7.5ms) on extrapolated retention
characteristic of Sample-B (1000 NSONOS 50~mXO.8~m transistors)
Figure 3.10 demonstrates the extrapolated retention" characteristic of Sample-B
(1000 NSONOS 50~mXO.8~m transistors) after increasing stress cycling times. We
can observe that the threshold voltage decay rate in the excess hole state is increased
with stress level while the threshold voltage decay rate in the excess hole state seems
decreases with stress len!. Similar observations have been made by White et al [30]
and Yang [17]. The di fference in the response of the threshold voltage decay rate in
the excess hole state and the excess electron state to the bipolar field is not
understood at this stagc. Somc possiblc explanations arc [17]:
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• During the retention mode, the energy level of trapped electrons in the nitride
does not align energetically with Si-Si02 interface states, prohibiting the
tunneling of the trapped electrons to the interface states.
• The high field stress deteriorate the hole conductivity in the nitride but does not
change the electron conductivity, and the discharge process is dominated by the
nitride conduction.
• Discharge of holes to the gate IS accelerated by an Increase In the nitride
conductivity.
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Chapter 4
Novel Design Improvements of Charge-
Trapping NVSM Devices
The past fifty years has witnessed continuous memory density increases and
lower cost per bit. which has been powered by the startling downscaling of silicon
memory devices. This trend. however. may finally end due to physical and technical
limitations. Continued gro\\1h of the semiconductor industry will likely rely on
breakthroughs in device physics. device structures. and electronic materials.
For nitride-based charge-trapping NVSM (typically SONGS and NROM). it is
a tremendous challenge to achieve fast programming speed. good data retention. high
endurance. and at the same time low voltage operation. ExtensiYC efforts have been
devoted to address these issues. and noYCI non-volatile semiconductor memorv
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devices keep emerging. In this chapter, we will focus on the analysis of some novel
SONOS and NROM devices fabricated or studied in our laboratory. These novel
designs address the compromising of the above-mentioned performance requirements
from the perspectives of charge-injection improvement and device structure
optimization.
4.1 Charge-Injection Improvement
In this section, we discuss a variety of charge-injection schemes used to
program or erase the charge-trapping NVSM devices. Based on the understanding of
each charge-injection mechanism. we examine different write/erase operation
schemes to improve the program/erase speed and maintain good data retention. All
the experiments are carried out on NROM devices fabricated by Atmel Corp. The
ONO stack thicknesses (from top to bottom) of these devices are 3.0nm/l.5nm/3.8nm
for Sample-C. 5.8nm/3.2nm/3.0nm for Sample-D. and 3.6nm/3.0nm/3.6nm for
Sample-E.
4.1.1 An Ovenriew of Charge-Injection Methods
Generally speaking. charge injection can be classified into two categories:
tunneling and hot carrier injection. In the first case. electrons or holes penetrate
through an energy barrier into the charge-trapping layer under a yertical electric field
initiated by the gate bias. Carriers can be injected either from the substrate or from the
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gate side depending on the tunneling oxide and blocking oxide thickness. In the
second case, carriers are involved with both vertical and lateral movements. Usually,
the lateral electric field first accelerates the carriers before they are injected vertically
into the charge-trapping layer afterwards. We analyze these two categories separately.
Tunneling Mechanisms
The tunneling process can be further classified into Fowler-Nordheim tunneling
(FN). direct tunneling (DT), modified Fowler-Nordheim tunneling (MFN), and trap-
assisted tunneling (TAT) depending on the electric field strength. Figure 4.1
demonstrate the energy band diagrams and tunnel oxide electric field requirements
for FN. DT. MFN. and TAT mechanisms in the programming process [31], from
which we can see that the shapes of the energy barrier seen by electrons/hoes are
triangular for FN. trapezoidal for DT. and trapezoidal plus triangular for MFN and
TAT. For a SONOS device with 2.0nm tunneling oxide and 4.5nm nitride. the electric
field for each type of tunneling is > 15MVIcm for FN. 10-15MVIcm for DT.
4.3-10MV/cm for MFN. and 2.8-6.5MV/cm for TAT [32]. Therefore. for a
programming voltage of -1 OV. DT or MFN tunneling is the major charge injection
mechanism in a typical SONOS device.
Although tunneling is a straightforward \\'ay to write or crase a device. either
thin tunneling oxide or high operational voltage is required to facilitate these
tunneling processes, Since thin tunneling oxide is detrimental to data retention and
9~
high operational voltage limits system scaling, a variety of hot carner injection
mechanisms have been investigated to address these issues.
Fowler-Nordheim Tunneling (FN) Direct Tunneling (DT)
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Figurc 4.1 Encrgy band diagrams and tunnel oxidc clectric ficld rcquircmcnts for
FN. DT. i\1FN. and TAT mcchanisms in thc programming proccss
Channel Hot Electron (CHE) Injection
In CHE injection, a high lateral electric field is applied along the channel of the
device, causing electrons to accelerate through the channel until they are scattered by
the lattice or another carrier. The appropriate vertical field will result in "lucky"
electrons, which will accumulate enough energy to cross the Si-Si02 barrier and
inject themselves into the gate dielectric where they are stored in traps (see Figure 4.2
Left). The CHE current is defined using the equation [27]
(4.1.1)
where tiL is the length of the charge-injection region. All is the redirection mean free
path. Au\" is the mean free path in silicon-dioxide, As is the electron mean free path
in silicon. cPR is the Si02 barrier height measured from the substrate. Is is the source
current. E, is the maximum vertical field in the vicinity of the drain. expressed as
E\ =qNjX n / Cs where N 4 is the substrate doping. X n is the drain depletion width.
and c., is the pennitti\'ity of silicon.
(HE has been proved to be a reliable programming mechanism in NROi\1
devices. in which case a comparatively thick tunneling oxide (-5nm) is utilized to
improve the retention and reliability perfonnance. Also. (HE injection results in
localized charge-trapping which allows 2-bit data storage in NROi\1 devices bv
interchanging the role ofth(' source and drain.
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Hot Hole Injection (HHI)
Hot holes are generated near the drain edge through a deep depletion
(conduction) band to (valence) band tunneling [33]. The holes gain energy and are
injected into the ONO stack, where they recombine with the trapped electrons, or are
trapped in the nitride (see Figure 4.2 Right). The charge trapping is aligned with the
drain/source junction edges, while the central part of the ONO stack remains fresh.
P-Substrate P-Substrate
Figurc 4.2 CHE (left) and HHI (right) utilizcd in NROM Writc and Erasc opcration
Source Side Injection (SSI)
Sourcc sidc injcction is a drain-and-doublc-gatc-biascs-assistcd injcction
. ~ .
schcmc. It has bccn applicd in split-gatc tloating gatc NVSi\1 dcyiccs and EPROM
dcyicc for high-specd programming [34]. :\ strong channel elcctric field is crcatcd
near the source side of the device such that high efficient hot electron injection occurs
near the source. This is the reason why this technique is called source-side injection.
Sidewall
Gate
P-Substrate
Figure 4.3 Cross section view of the split-gate structure designed to facilitate
source-side injection [36]
The similar concept can also be applied to SONOS split gate devices. Instead of
creating the high channel electric field ncar the source. a strong channel field is
created in the middle of the channel by proper biasing the two gate electrodes of the
device [35]. Figure 4.3 demonstrate a typical bias condition for such a split-gate
structure [36]. The voltage on select gate slightly tums on the select transistor. This
brings the channel potential at drain edge of the select transistor just slightly aboyc
the source potcntial. The bias on the sidewall gate is used to transfer the drain \'oltage
to the sourcc edge of the sidewall gate. A channel potential drop is fonned at the gap
between the sidewall gate and the select gate such that the channel electrons are
accelerated in this gap region and become hot enough to inject into the ONO layer
underneath the sidewall gate. The trapping of electrons in the nitride layer or bottom
oxide/nitride interface raises the threshold voltage of the sidewall gate transistor.
Channel Initiated Secondary Electron (CHISEL) Injection
Channel initiated secondary electron (CHISEL) injection is a drain-and-
substrate-biases-assisted injection scheme. To facilitate such injection, positive biases
are applied to the gate and the drain junctions and a negative bias is applied to the
substrate. The drain voltage is typically equal to or greater than the gate voltage.
r-
I
I Gate
Source
(j Impact Ionization
CHISEL
, J
M3
Body
Drain
'.
- - - -- ----_.. _- _. ------
Figure 4.4 Programming a floating gate transistor with CHISEL injection. Impact
ionizations create hole currents (h2.3) and electron currents (e2.3) [37].
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Due to the gate voltage An inversion layer is formed in the channel and pinches
off towards the drain junction. Electrons flow in the channel from the source to the
drain (el). A small portion of the electrons gain enough energy to become 'hot'
(CHE) and inject into the gate dielectric due to the high lateral electric field in the
channel. At the drain junction, it is believed that the electrons traveling through the
channel undergo an impact ionization at the region of the inversion layer pinch-off
[37,38].
This impact ionization creates an electron-hole pair (e2, h2). where the electron
(e2) is either accelerated to the drain or into the channel to propagate further impact
ionizations. The hole (h2) is accelerated towards the substrate due to the negative bulk
bias. where the hole may trigger a secondary impact ionization. creating another
electron-hole pair (e3. h3). The hole (h3) is accelerated to the bulk by the vertical
electric field and a portion of the ionized electrons (e3) are accelerated into the
channel and injected into the gate dielectric [37]. Therefore. the drain current may be
expressed as a combination of the channel current (es) and electron currents from the
primary (ed and secondary (e2) impact ionizations.
There are several advantages to programming a floating gate transistor with
CHISEL versus programming with CHE [52]:
• Programming times are one decade faster
• Programming voltages are comparable or smaller
• Channel current required lllr charge injection is smaller
qs
• Damage to oxide films in gate dielectric is comparable or less
The current injected into the gate of a floating gate transistor has been extensively
modeled and may be expressed as a function of the drain and bulk currents
(4.1.2)
where a =eD}j leD /I :::::: 2.5, where <I>B is the Si-Si02oxide barrier height and <I>u is the
effective threshold for impact ionization [40].
4.1.2 Exploiting Efficient Charge-Injection Methods
Based on previous introduction of the charge injection mechanisms, we can
achieve fast write/crase speed by choosing appropriate electronlhole injection
methods. For charge-trapping NVSM devices, the possible writing schemes arc
electron tunneling from the substrate (substrate injection), electron tunneling from the
gate (gate injection). channel hot electron injection (CHE). channel initiated
secondary electron (CHISEL) injection. and source side injection. while electron back
tunneling to substrate. electron back tunneling to gate. and hot hole injection (HI-H)
are ayailable schemes for the erasing process. To facilitate comparison. we list
\\Titing schemes in rows and erasing schemes in columns so each labeled intersection
(:\-0) represents a \\Titclerase combination (see Table 4.1). In this section. \\'e
discuss the possibility (,f utilizing new operation modes (\\Titc!crase combinations) to
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obtain good speed and retention performance. Let us consider these combinations for
any given write scheme, separately.
Table 4.1 Summary of Write and Erase Operation Scheme
Erase
(Hole Injecrion or Elecrron Back-Tunneling)
Electron Back Electron Back Hot Hole
Tunnel to Substrate Tunnel to Gate Injection
Substrate CInjection
ill Gate F
is Injection (Example-1)0
~
0 ~ G I:J CHE H
-
~ (Example-2) (NROM)-.~. ...ltl
ltl
0 L::::!. CHISEL J K0 (Example-J)
.a
Source Side M N 0Injection
• Suppose we use substrate injection for write (possible operation modes: A, B,
and C). Electron back tunneling to gate (B) is not feasible for crase because both
operations require positi\"e bias on the gate. Electron back tunneling to substrate
would is an option (A). Actually. this is how a typical SONOS is operated. In this
case. thin tunneling oxide (-2nm) is necessary to guarantee charge injection
efficiency under low-\"oltage operation. Hot hole injection (C) is also possible. but
both the tunneling oxide and thc blocking oxide ha\"c to bc thick cnough to ensurc
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device reliability, which might sacrifice the low-voltage operation feature.
• Suppose we use gate injection for write (possible operation modes: D, E, and
F). Electron back tunneling to substrate (D) cannot be used for erase due to the
same reason mentioned above. Although electron back tunneling to gate (E)
seems a viable way for erase, yet compared with scheme A, it is more vulnerable
to read disturbance and thicker tunneling oxide is inevitable to limit charge
tunneling back and forth through it. However, hot hole injection (F) is an option
which will be discussed in Example-I.
• Suppose we use channel hot electron (CHE) injection for write (possible
operation modes: G, H, and I). In this case, electron back tunneling to substrate
(G) is an option for erase given an appropriate tunneling oxide thickness. In
Example-2. we examine the speed and retention perfonnance of a NROM device
using this operation scheme. Electron back tunneling to gate (H) is also a possible
way to realize electron removal. However. compared with scheme G. electron
leakage might occur during the \\Titing process due to the positive gate bias.
Widely accepted and practically applied in NROM NVSM devices. scheme I is a
reliable way to achieve a good compromising of speed. retention. endurance. and
2-bit storage.
• Suppose we use channel initiated secondal")' electron (CHISEL) injection for
write (possible operation modes: .J. K. and L). Due to the similarity of CHISEL
and CHE. both hot hole injection tl) and electron back tunneling to substrate 0)
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are reasonable ways for erase due to the same reasons mentioned above. The
experiment results using scheme L is presented in Example-3.
• Suppose we usc source side injection for write (possible operation modes: M,
N, and 0). Since a split-gate structure is used to realize this operation, electron
back tunneling to gate has been proven to be a reliable to uniformly remove the
electrons trapped in the nitride layer, in which case a thin top oxide is used to
facilitate tunneling. Both hot hole injection and electron back tunneling to
substrate are suspected of not being able to completely neutralize trapped
electrons in the erase process.
Considering the previous analysis. three operation schemes (F. G, and L) are
successively examined in our lab based on NROM samples of different ONO stack
thicknesses. The experiment results and analysis are presented as follows.
Example-I: Gate Injection/HHI for Write/Erase (Sample-C)
The gate injection for write and I-U-II for erase operation scheme is proposed by
Yu Wang. et al. based on a NROr.1 deyice of 3.0nm blocking oxide. 1.5nm nitride.
and 3.8nm tunneling oxide (referred as Samplc-C in this thesis) [41]. Following the
authors' definition. HHI is regarded as the \\Tite mechanism while gate injection is
the erase mechanism. This operation mode is initiated by two motiyes: 1) to improyc
the charge decay rate by utilizing :1 thick tunneling oxide: 2) to improyc charge
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injection efficiency by replacing CHE injection with direct tunneling COT) through
the blocking oxide. We erase Sample-C by applying -lOV bias to the gate and
program it by applying +5V and -5V biases to the drain and gate, respectively.
The write/erase speed of Sample-C with HHlIOT charge injection scheme is
shown in Figure 4.5. From the threshold voltage vs. programming pulse width
characteristics, we observe the threshold voltage shift during the HHI write saturates
after a 0.1 ms pulse width, while the threshold voltage shift during the OT erase
follows a linear relationship with the logarithm of the pulse width. Although a long
pulse duration of 50ms is required, the tunneling erase is suitable for flash memories.
because its low current operation allows many cells to be erased at the same time.
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Figure 4.5 Programming speeds of Samplc-C using the HHIIOT/RR
\\Titc'crase'read technique [41]
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The retention characteristics of Sample-C at room temperature are shown in
Figure 4.6. Both HHVDT and CHEIHHI schemes have been investigated to facilitate
comparison. The initial memory window by the HHIIDT is 2.6V, compared with the
3.3V initial window by the CHEIHHI. However, the extrapolated 10-year memory
window by the HHIIDT is 1.5 V, which is a 90% increase compared with the
CHE/HHI method. The observed retention loss may result from the discharge of
trapped electrons or holes through the thin (3.0nm) top oxide, and/or lateral
redistribution [42] of the localized charges trapped in the nitride film. Compared with
CHE/HHI. a reduced (>3 times less) threshold decay rate is obtained with the
HHI/DT write/erase technique. which suggests the combination of CHE and HHI
charge injections may cause more lateral charge redistribution or mismatch between
the electron and hole trapping locations. However. Sample-C is not faced with the
issue of lateral charge redistribution in the excess electron state. nor the issue of
buildup of residue charges due to mismatch of electron and hole trapping locations.
As a result. this NROM structure may lend itself more to optimization and scaling.
From the above device perfonnances. we can see that the NROM device using
the HHIIDT programming scheme features a simple charge-trapping structure
scalable for future nonvolatile nash memories. The utilization of localized charge
injection with HHI may offer spatially isolated 2-bitltransistor storage. The tunneling
erase through the top oxide helps to improve the NROi\1 device performance in tenns
of sub-threshold swing and retention. Also. the separation of charge transport through
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the top and bottom oxide during erase and write respectively may reduce stress on the
bottom oxide to improve device reliability [25].
Example-2: eHE/Substrate Injection for Write/Erase (Sample-D)
We examine the possibility of using CHE for write and substrate injection for
erase based on a NROM device of 5.8nm blocking oxide, 3.2nm nitride, and 3.0nm
tunneling oxide (referred as Sample-O in this thesis). This programming scheme is
proposed to 1) reduce the hot hole injection damage to the Si-Si02 interface and to 2)
improve the retention in the excess hole state. Optimal operation condition is can be
determined from the speed response. and retention performance is characterized for
both OTfOT and CHEIDT schemes.
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Figure 4.7 Programming speeds of Sample-O using the CHEiSubstrate
Injection \\Tite/erase technique
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Figure 4.8 Retention of Sample-O at room temperature. using OTfOT \\Tite/erase
technique (top) and CHEfOT \\Tite/erase method (bottom).
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From the speed performance of Sample-D, we observe that for CHE the
threshold voltage shift increases proportionally to the gate voltage (see Figure 4.7).
However, substrate injection is not efficient enough to erase the device. Erase pulse
longer than 10ms is required to initialize the device due to the comparatively thick
tunneling oxide (3.0nm).
Although the response rate is limited by the tunneling process, good retention
can be achieved by CHE write and DT erase. Figure 4.8 (bottom) shows the retention
performance under two programming conditions. A 1.5V 10 year memory window
can be obtained using 10ms write pulse (VGs=7V: VDs=5V) and 50ms erase pulse
(V GS= - 12V). This 10 year memory window decreases to 1.0V if we use Ims write
pulse and 10ms erase pulse under the same bias condition. This good retention
property results from the improved erased-state decay rate, which indicates that the
erased state is in a neutral charge state. not in the excess hole state. This phenomenon
is also observed in Figure 4.8 (top) when we use direct tunneling for both \\Tite and
erase processes. Instead of using high and short erase pulses. we apply comparatively
low but long pulse to erase the device. From the erased-state decay rate change. we
conclude that it is even harder to usc a low but long crase pulse to achieve hole excess
state than using a high but short pulse. Although the initial memory window is
smaller for the DTIOT operation. the same 10 year memory window can be obtained
due to the reduced decay rate in both excess-electron and excess-hole states.
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Example-3: CHSEL/HHI for Write/Erase (Sample-E)
Except CHE and HHI, CHSEL injection is also an option to realize localized
charge-trapping. In our laboratory, a NROM device of 3.6nm blocking oxide, 3.0nm
nitride, and 3.6nm tunneling oxide (referred as Sample-E in this thesis) is studied for
CHSELlHHI operation scheme.
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Figure 4.9 Drain current versus drain voltage behavior under different substrate
biases. This demonstrates that for Sample-E CHISEL injection occurs at
a lower drain bias for a 1110re negative bulk bias (27].
Bv measuring the channel current versus the drain voltage under a gIven
substrate biases. \\'e obserw a signi ficant reduction in the channel current. which
indicates an increase in the threshold voltage of the device. a result of the CHISEL
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injection. As we apply a more negative substrate bias, the drain current drops more
rapidly, implicating that the CHISEL injection is more efficient with more electrons
ionizing, injecting, and trapping in the nitride (see Figure 4.9). For Sample-E, we find
the optimal CHISEL injection condition is -3V to the gate, -3V to the drain, - - 4V
to the substrate, and grounding the source.
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Figure 4.10 Speed perfonnanee of Sample-E using CHISELlHHI. CHE/HHI.
and i\IFN/MFN operation modes. respectiyc1y [27].
Figure 4.10 shows the speed perfonnance of Samp1c-E using CHISELlHHI.
CHE/HHI. and MFN/MFN operation modes. respcctiyc1y. Thc bias conditions for
thcsc charge injection schcmcs arc:
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• CHISELfHHI: VG=3V; VD=1.5-2.5V; VSub= - 4VNG= -7V; VD=4V
• MFN/MFN: VG=7VN G= - 7V
Compared with CHE injection and MFN tunneling, CHISEL injection does not
show a write saturation behavior due to the extra secondary electron injection. Also,
the biases applied to the gate, drain, and substrate are all lower than the biases utilized
in MFN tunneling and CHE injection.
As shown in Figure 4.11. the retention performance of Sample-E exhibits a
-O.8V 10 year memory window and 50mV per decade decay rate in excess electron
state. The retention data is recorded to the IOE+3sec instead of IOE+4sec. Further
measurement is expected to verify the long-term retention performance.
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Figure 4.11 Extrapolated mcmory retentil1n of Sample-E. Thc memory
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4.2 Device Structure Improvement
As discussed in the previous section, device structure modification is closely
related to the needs of charge injection schemes. Some charge injection methods
require novel device structures (e.g. source side injection requires complex gates)
while other methods still rely on traditional triple-layered ONO stack (e.g. CHE, HHI,
CHISEL, etc.). These two approaches represent the trends of future device structure
improvements: 1) optimizing cell structures to accommodate charge injection and
multi-bit storage and 2) optimizing the ONO dielectric stack to improve the retention
performance while maintaining the same memory window.
Reconfiguring cell structures is a more aggressive way to challenge the device
scaling limits than modifying the conventional ONO gate stack. Nevertheless. it
incurs fabrication and reliability concerns. Since there is always a trade-off between
fabrication cost and device perfonnance. in this section. we take conservative
approaches to address the ever-rising device perfonnance requirements.
4.2.1 aNa Stack Thickness Optimization
Optimizing the ONO stack thicknesses of cOlwentional SONOS and NROivt
de\"ices is the most straightforward way to impro\"e de\"ice perfonnance. Due to the
discrepancy of different charge il~iection mechanisms. the ONO stack should be
customized fi.lr any gi\"Cn \\Tite"erase operation mode.
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Conventional SONOS NVSM devices face serious scaling challenges due to
the innate conflict of different performance requirements. As shown in Figure 4.12,
on the one hand, good speed performance relies on comparatively thin tunneling
oxide to increase charge injection efficiency and thick blocking oxide to avoid gate
injection; sound data retention requires thick nitride to ensure large initial memory
window and at the same time thick blocking and tunneling oxide to prevent electron
back tunneling; and reliable endurance and radiation hardness necessitate thick
tunneling oxide to guarantee device operation under tough environment. On the other
hand. low-voltage and low-power operation requires the effective oxide thickness
(EOT) to be low.
Balance
Speed Retention Endurance(Radiation) Power
Compromise
Figure 4.12 Compromising thc ONO stack thickncsses of SONOS
NVS~ 1dcyiccs to meet their pcrfonllancc requircments
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Due to the above concerns, appropriate tunneling oxide thickness is vital to
device performance. Although a thicker (>2.5nm) tunnel oxide can dramatically
improve data retention and reduce write/read disturbances in SONOS Flash memory
devices [43], the erase speed of SONOS devices slows down by an order of
magnitude for every 0.3 nm increase of the tunnel oxide thickness [44].
Several approaches have been described in the literature to obtain a good
balance between speed, retention, and endurance [45] as follows, and further design
improvements are still expected.
• Decrease the nitride storage layer and increase the blocking oxide to enlarge the
memory window and the amount of charge trapped at the nitride/blocking oxide
interface. Reported by Roy et al. [46].
• Employ a thin blocking oxide sufficient to block the injection of charge from the
gate electrode while reduce the nitride layer at the same time. Reported by
Minami and Kamigaki [47] and Dellin and Mc Whorter [48].
• Use oxynitride as the storage medium. The oxynitride film has a smaller trap
density and Coulombic repulsion between the trapped charges. In this instance.
the tunnel oxide can be reduced with or without a blocking oxide. Reported by
Williams et al. [49] and Kapoor et al. [50].
• Utilize a buried channel de\'ice instead of a surface channel de\'ice to reduce the
intluence of interface states and electric fields on the hack tunneling of ste'trcd
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charge, thereby, improving the long-term memory retention. Reported by Hu and
White [51].
4.2.2 Nitride Layer Optimization
Benefited from the state-of-the-art fabrication techniques, bandgap engineering
provides us another option to device structure improvements. In this section, we
analyze a novel SONOS device with a modified nitride layer (dual-nitride) which is
particularly designed for data retention optimization [25].
Hints from Charge Loss Mechanisms
Several charge de-trapping mechanisms may be responsible for time and
temperature dependent retention behavior of SONOS devices. Figure 4.13 shows a
bandgap diagram of a SONOS device in the excess electron (written) state.
illustrating trap-to-band (T-B) tunneling. trap-to-trap (T-T) tunneling. band-to-trap
(B-T) tunneling. thennal excitation (TE) and Poole-Frenkel (PF) emission retention
loss mechanisms.
These mechanisms may be classified into t\\'o categories. The first category
contains tunneling processes that are not temperature sensitive. During retention.
trapped electrons can 'back-tunnel' to the conduction band of the silicon substrate
(trap-to-band tunneling). or to the Si-SiO l interface traps (trap-to-trap tunneling).
under the intluence of an intemal self-built elcctric tield. ~teanwhile. holes from the
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substrate may tunnel through the thin tunneling oxide and become trapped in the
nitride (band-to-trap tunneling). The second category contains those mechanisms that
are temperature dependent. Trapped electrons may redistribute vertically inside the
nitride by Poole-Frenkel emission, which will give rise to a shift in the threshold
voltage. Moreover, at elevated temperatures, trapped electrons can also be thermally
excited out of the nitride traps and into the conduction band of the nitride (thermal
excitation), and drift toward the tunnel oxide, followed by a subsequent tunneling to
the silicon substrate.
TE
tunnel oxide
...
...
...
...
-------
nitride poly
blocking
x oxide
~
~ . ~
Xn XOb
IT-BQ9,e
Figure 4.13 Bandgap diagram of a SONOS device in the excess electron state.
showing retention loss mechanisms: trap-to-band tunneling (T-B).
trap-to-trap tunneling (T-T). band-to-trap tunneling (B-T). thennal
excitation (TE) and Poole-Frenkel emission (pn [25].
116
Time constants have been use to characterize the electron decay behavior in
these discharge processes, and the reciprocals of the time constants are defined as the
corresponding charge emission rates. Theoretical calculations indicates the trap-to-
band (T-B) tunneling and thermal excitation (TE) are dominant over Poole-Frenkel
(PF) emission, trap-to-trap (T-T) and band-to-trap (B-T) tunneling for electron de-
trapping in SONOS devices. Their time constants are given as below.
The time constant of the electron trap-to-band tunneling de-trapping process
has been derived by Lundkvist et al. [52] with a WKB analysis. Under a weak
internal electric field, they can be approximated as [51]
(4.2.1)
2 I. (A,C A,)) . 2. .
=r mo exp(ti X", _11I",.cq '1'2 + 'fr exp(ti '.\ 2111" cq¢r )
where r7/l0 is a time constant for the traps studied [53]. q¢r is the trap energy (eV)
referenced to the conduction band edge in the nitride. q is the absolute electron
charge. X"' is the thickness of the tunnel oxide. x is the tunneling distance inside the
nitride. tl is the reduced Planck' s constant. Ill,~,.c and 11I;.c are the electron cffecti\'e
mass in the oxide and nitride. respecti\'c1y. ¢~ is the nonnalized conduction band
offset (V) of the oxide and nitride. The coefficients a.~, and a~ weakly depend on the
electric tield across the gate dielectrics.
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The time constant of electron de-trapping through thermal excitation has been
derived by McWhorter et al. [54] with a SRH statistics, and is given by
(4.2.2)
where T is the absolute temperature (K), kB is Boltzmann's constant, h is Planck's
constant and CJ" is the capture cross-section of the nitride traps. It should be pointed
out that the time constant rn defined here indeed only characterizes the process of
trapped electrons being thermally excited to the nitride conduction band. The actual
them1al discharge mechanism in SONOS devices consists of two steps: trapped
electrons being them1ally excited to the nitride conduction band. followed by electron
tunneling from the nitride conduction band to the silicon substrate conduction band.
For scaled SONOS devices, the whole discharge process is rate-limited by the first
stcp (thcnnal cmission). becausc the sccond stcp (tunneling through an ultra-thin
oxidc) is much faster than the first step. Therefore, we wi II usc r if to characterizc thc
discharge process in scalcd SONOS deviccs in thc excess electron statc.
From the expressions of TE and TB time constants, we can sec that large trap
cnergy (q¢'j ) and tunneling distance inside the nitride (x) increase the TE and TB
time constants and consequently decrease the charge emission rates. Thcrctl"'lrc.
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spatially 'far' (referenced to the tunneling oxide) and energetically 'deep' traps
(referenced to the conduction band) in nitride are important to high-temperature long-
time retention (see Figure 4.14).
T-E
T-B
D
D
~andDeep
Traps In NItride
Empty traps
Occupied traps
Figure 4.14 As T-E and T-B tunneling continue, electrons in shallow and ncar
(referenced to the conduction band and tunneling oxide) traps escape
while those in far and deep traps remain.
Dual-nitride Structure
As discussed abo\'C. long-tem1 retention of scaled SONOS devices relics on
energetically 'deep' (from the conduction band) and spatially 'far" (from the
tunneling oxide) traps in the charge storage nitride. Therefore. engineering the nitride
trap profile in space and cnergy may be an effcctive approach to improw chargc
retention of SOl':OS dcvices.
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• 5.5nm
• 9.0nm -+
. . .• I---=''-'?~'flWLIJ"mL.---J
Traditional
SONOS device
• 4.5nm
Double-layered
SONOS capacitor
• 2.5nm
Double-layered
SONOS transistor
Figure 4.15 The fabricated SONOS capacitor (left), dual-nitride SONOS
capacitor (middle) and dual-nitride SONOS transistor (right)
Based on this design concept. we fabricate SONOS capacitors and transistors
with oxynitride plus silicon-rich nitride as the charge storage layer (see Figure 4.15).
The dual-nitride SONOS transistor of 5.5nm blocking oxide, 4.5nm oxynitride. 4.5nm
silicon-rich nitride. and 2.5nm tunneling oxide is referred to as Sample-F. Since
oxynitride (OXN) has fewer traps than silicon-rich nitride (SRN) [55]. deposition of
OXN and SRN in sequence allows us to obtain a charge-trapping nitride where the
centroid of the trapped charges is closer to the blocking oxide than to the tunnel oxide
(see Figure 4.16), Most specifically. there are se\'eral reasons for us to adopt this
structure:
1) To impro\'e the retention perfom1ance by increasing the a\'erage back-tunneling
distance of trapped charges. because the centroid of the trapped charge is further
from the tunnel oxide in this stepped nitride structure than in the traditionally
unifonn nitride layer.
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2) High-temperature retention performance is expected to improve, because the
energetically 'deep' traps in the oxynitride layer will inhibit electron thermal
excitation.
3) Stepped nitride bandgap is expected facilitate charge trapping during the
programming process.
4) Due to the moderately thick tunneling oxide (2.5nm), gate disturbance during
multiple read operations is expected to be reduced with improved endurance.
5) Comparatively thin EaT promises low voltage operation.
.\;
j
l. ,,'
~-~~"-.~.. ·-:·~I:::"".r-~~-_"',"-,,, __~~,-,~~,~ ;
:
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!
!
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Oxy-
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I
1.05ev
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Trap density
Figure 4.16 Left: energy band diagram and trap density distribution
Right: fabricated dual-nitride SONGS transistors and their layout
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11NTENTIONAL SECOND EXPOSURE
2) High-temperature retention performance is expected to improve. because the
encrgctically ·deep· traps in the oxynitride layer will inhibit electron thermal
excitation.
3) Stepped nitride bandgap IS expected facilitate charge trapping during the
programml11g process.
-+) Due to the moderately thick tunneling oxide (2.5nm). gate disturbance during
multiple read operations is expected to be reduced with improved endurance.
5) Comparati\cly thin EOT promises low voltage operation.
Trap density
Figure 4.16 Left: energy band diagram and trap density distribution
Right: fabricated dual-nitride SONOS transistors and their layout
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Experimental Results and Discussion
1) Retention characteristics of SONOS capacitors with 2.0nm tunneling oxide
We first examine the retention performance of the SONOS capacitors (Sample-
and Sample-2) with 2nm tunneling oxide (see Table 4.2). Compared with the
Sample-I, Sample-2 shows reduced charge decay rate. Also, for both samples, the
written decay rate is about twice as high as the erase decay rate, because the barrier
height is more than 1eY higher for hole tunneling during erase than for electron
tunneling during write. In addition, although Sample-l exhibits larger initial memory
window (3AY) than Sample 2 (2.2Y). the projected memory window of Sample-2
will surpass Sample-l after 60 hours. which demonstrates the advantage of the dual-
layer structure. However. the 10 year memory window is less than 0.5Y for both
samples. Therefore. it is necessary to increase the tunneling oxide thickness in order
to improve the retention perfonnance.
Table 4.2 Retention Characteristics of SONOS Capacitor Samples
with 2.0nm tunneling oxide
Sample I.D. Nitride layer Erased decay rate Written deea\' rate
1 9.0 n111 Si-rieh nitride 190 111VIdee 430 mV/dee
-, 4.5 n111 Si-rich nitride 100 111 VIdee ~50 111 VIdee
- 4.5 n111 oxynitride
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2) Speed characteristics of Sample-F
In order to further decrease charge decay rate, we fabricate SONOS transistors
with tunneling oxide increased to 2.5nrn (Sample-F). Speed performance of Sample-F
is shown in Figure 4.17. By examining different operation voltages, we find that
optimum memory window can be achieved by utilizing 10V to write and -9V to
erase.
6.5
6.0
~ 5.5
-------------------1
--. - Write 9V
~.- Erase ·9V
-- Write 10V
-- Erase ·10V
Write 10V
Erase ·9V
2.5
2.0
1E-06 1E-05 1E-04 1.E-03 1.E-02
Pulse Time (s)
1E-01 1.E+00
Figure 4.17 Speed characteristics of Sample-F under different bias conditions
One obseryation for the erase curns is an increase in erase yoltage does not
lead to better erase etliciency due to the follo\\'ing reasons: First. using a high erase
yoltage \\'ill not only increase hole tunneling from the substrate but also enhance
electron injection fr0111 the gate. This explains why the speed response with -10V
1::!3
pulse is even slower than under a -9V pulse. Second, due to the low mobility of holes
in the nitride, injected holes prefer to stay in the lower oxynitride layer rather than
move further to the upper Si-rich nitride layer where most of the electrons are stored.
Finally, with tunneling oxide of 2.Snm, we expect a higher barrier height for hole
tunneling than for electron tunneling and this factor hinders erase efficiency. In this
case. an increase in erase voltage is not as effective as lengthening the erase pulse.
For the write curves, the speed can be increased with higher write voltages; however,
we must consider the influence of this increase on retention.
3) Retention characteristics of Sample-F
The retention perfonnance of Sample-F IS tested under 23C and 8Se.
respectively. At room temperature. Sample-F maintains a memory window of 1.18V
after 10 years and 1.09V after 40 years. At 8Se. the memory window decreases to
0.93V after 10 years and 0.81 V after 40 years. As shown in Figure 4.18. the threshold
voltage under the \\Titten state decreases as the retention time increases. while the
threshold \'oltage in the erased state is altered very little. This is because the erased
state is in a neutral charge state. not in the excess hole state. So there is no threshold
HJltage increase during prolonged retention time due to decay of trapped holes. In
addition. good written decay rate can be explained by two electron discharge
mechanisms - trap-to-band tunneling and thennal excitation - in the excess electron
state. On the one hand. the dual-lavcr nitride structurc and a modcrately thick
1~4
tunneling oxide increases the equivalent back tunneling distance for electrons, which
leads to a long time constant for trap-to-band tunneling. On the other hand, traps in
the oxynitride device are characterized by low density and 'deep' energy, which are
favorable to reduce thermal excitation and 'hopping' conduction in the nitride.
Finally, the memory window shrinks under high temperature. Although 'deep' energy
in the oxynitride will hinder thermal excitation, in the excess electron state, filled
'deep' energy traps can work as the step-stones for the electrons in the Si-rich layer to
back tunnel to the substrate.
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Figure 4.18 Retention extrapolation of Sample-F. Bias condition is 10V
10ms for \\Tite and -9V 1s for crase.
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4) Gate disturbance of Sample-F
Threshold voltage shift of Sample-F is tested under different gate disturbance
voltages. As shown in Figure 4.19, we can see that the threshold voltage shift is no
more than 0.5V within 100s for voltages under 5V.
1.0 ,-------~----------------------- ------
--..- Under 5V
-0.5 .--
1.E-02
.- Under4V
-+ Under3V
1E-01
. --
1.E+OO 1.E+01
Disturb Time (s)
----+
- +_ ..-----
1E+02
Figure 4.19 Gate disturbance of Sample-F. Bias condition is 3V. 4V. and 5V.
5) Endurance characteristics of Sample-F
Endurance performance of Sample-F is ShO\\11 in Figure 4.20. The slight shift is
caused by residual electrons due to incomplete hole injection. This also testifies that
the de\'ice is still in a weakly excess electron state or a nearly neutral charge state
atter erased.
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55 '-r-----------------------------,
50 i
-- Write
,
4.0 l-
-.- Erase
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I
3.0 ~- - . .. _ - -- --. --
2.5 '
1E+00 1E+01 1E+02 1E+03 1E+04
Endurance Time (5)
1E+05 1E+06
Figure 4.20 Endurance characteristics of Sample-F. Stress condition IS lOY
10ms for write and -9V Is for erase.
Further Improvement Preliminary Conclusions
From the above analysis, we can see that this dual-nitride SONOS device
shows promise for an optimized NVSM with regards to retention, program/erase
speeds, and endurance. Also, it has the advantage of low-voltage operation, which
will bc necded in thc sub 100nm lTRS nodes for thc OR!AND NVSMs. Thc
modification of the storagc is straight-forward from a process point of view and
rcquirc no additional masking steps in the fabrication proccss. Howcvcr. the \\Tittcn
state retention and erase specd of this ncw dual-Iaycr nitridc SONOS dcvicc requires
further optimization.
1"-~I
To reduce the written state decay rate (to improve retention and maintain initial
memory window), we can use the oxynitride to inhibit electron back-tunneling and
we may also need to increase the silicon-rich nitride thickness.
To increase erase speed in the SONOS device with the use of tunneling and
without increasing the erase voltage levels, we can use a high-k blocking oxide, such
as (Ah03), with sufficient barrier height to increase the blocking oxide thickness (to
inhibit electron injection from the gate electrode), while at the same time increasing
the tunnel oxide electric field to improve hole injection efficiency from the substrate.
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Chapter 5
Conclusions
This thesis concerns fundamental and dynamic electrical characterization
techniques and nitride-based charge-trapping NVSM design improvements. A variety
of novel SONOS and NROM devices have been characterized to address the ever-
rising device perfonnance requirements. In this chapter. we draw conclusions based
on our observations and analysis. and give suggestions for future researches on
further device characterization and design optimization.
5.1 Conclusions of This Thesis
• SONOS and NROi\t non-volatile semiconductor memOf\' (NVSi\1) devices are
promising for next generation nash memories. due to their low-voltage operations
and low cost integration with standard CMOS technology. Floating gate, SONOS,
and NROM NVSM devices are compared from the perspectives of operation
mechanisms, device structure, fabrication process, and reliability issues.
• A detailed comparison of dominant and emerging NVSM technologies (nano-
crystal memory, phase change memory, FeRAM, and MRAM) is made with
regards to device dimension, performances, and processing challenges.
• Fundamental electrical characterization techniques are summarized, including I-
V, C-V, Linear Voltage Ramp (LVR), and Charge Pumping (CP) measurements.
Basic theoretical models and experimental results analysis are emphasized.
• A simple method to measure the ONO stack thicknesses of SONOS devices by
means of fundamental electrical characterization techniques is introduced.
Experimental results and theoretical calculation produce an accurate estimation of
device dimensions. However. the availability of this method is limited to SONOS
devices of thin tunneling oxide.
• NVSM performance requirements are summarized as the objectives of future
design improvements. Dynamic testing is necessary to quantify device
perfonnances. Based on these needs. an efficient test system for dynamic testing
developed by Yu Wang is introduced. Detailed operation principles. testing
procedures. system architecture. and high-temperature measurement setup arc
presented.
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• A detailed analysis of the dynamic measurement results is presented based on a
conventional SONOS device which features low-voltage operation and good
reliability.
• A variety of charge-injection schemes used to program or erase the charge-
trapping NVSM devices are investigated, including tunneling processes (FN, DT,
MFN, and TAT) and channel hot electron (CHE) injection, hot hole injection
(HHI), source side injection (SSI), and channel initiated secondary electron
injection (CHISEL). Different combinations of charge injection for write and
crase arc examined. By choosing appropriate electron and hole injection methods,
fast write/crase speed and long-time retention can be achieved.
• As a typical example. HHI for write and gate injection (DT) for crase scheme
demonstrates good speed and retention properties. This programming scheme
features a simple charge-trapping structure scalable for future nonvolatile flash
memories. The utilization of localized charge injection with HHI may offer
spatially isolated 2-bitltransistor storage. The tunneling crase through the top
oxide helps to improve the NROM device performance in tenns of sub-threshold
swing and retention. Also. the separation of charge transport through the top and
bottom oxide during crase and \\Tite respectively may reduce stress on the bottom
oxide to improve device reliability.
• We also investigate the operation mode of CHE for write and substrate injection
(DT) tllr crase with the expectation of reducing hot hole injection damage to the
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Si-Si02 interface and improving retention in the excess hole state. Different bias
conditions are investigated to optimize speed response, and good retention is
obtained by using comparatively lower-voltage and shorter pulses than direct
tunneling WIE pulses.
• The programming scheme of CHISEL for write and HHI for erase is also
investigated. A 0.8V 10-year memory window with a 50mV per decade decay rate
in excess electron state is obtained by using this operation mode.
• ONO stack thickness optimization is most straightforward way to improve device
perfonnance. Due to the discrepancy of different charge injection mechanisms.
the ONO stack should be customized for any given write/erase operation mode.
• A novel SONOS device of 5.5nm blocking oxide, 4.5nm oxynitride. 4.5nm
silicon-rich nitride. and 2.5nm tunneling oxide are fabricated and analyzed [25]. A
large initial memory window of 2.5V can be achieved by utilizing 10V 10ms/ -9V
Is \VIE pulses. These \VIE pulses also guarantee a 0.93V memory window after
10 years and a 0.81 V memory window after 40 years.
5.2 Future Considerations
• HHI for \\Tite and gate injection for crase is promising operation scheme for low-
yoltage/low-power flash memories. The bottom oxide thickness is recommended
to be > 5nm to withstand hot hole injection. and the top oxide thickness IS
recommended to be 2.3 - 2.911m to allow a fast gate injection ofelcctr(\J1s.
• Conventional NROM structure is recommended to be optimized to facilitate
CHISEL injection. Buried channel implants may be used to provide additional
carriers for secondary impact ionizations and a greater number of electrons for
injection into the nitride.
• To further the understanding of the CHISEL mechanism, a measurement setup
may be constructed which monitors the currents at all terminals of a transistor
with respect to time when the device is programmed using fixed voltages. The
programming time will allow for greater characterization of the threshold voltage
shift as currents are produced and monitored in the device.
• Dual-nitride SONOS structure might be further optimized by increasing silicon-
rich nitride thickness to reduce the written state decay rate.
• Utilizing high-k material as the blocking oxide might be an option to prevent gate
injection while maintaining the same bias condition and retention perfom1ances.
1......
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Appendix A
SONOS Device Fabrication Sequence
A. 1 Starting Material
I. 3-ineh p-type Si Wafers. boron-doped 13-ISO-em
A.2 N-Well Formation
1. RCA clean with HF dip
.., Oxidation. IoooA (dry. IOOOe. 160min)
3. Photolithography. mask NW (N-Well)
4. BHF etch to obtain 200A pad oxide (I4min)
5. N-well implantation. phosphorus. 100 KeV 4.8x 1Ol:cm·~
6. Plasma photo resistor (PR) strip
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7. Chemical PR strip
8. RCA clean
9. Anneal, 1100C, 60min, Nz, 2s1pm
10. Oxidation, dry, 11 OOC, 15min
11. Anneal (N-well drive in), 1100 C for 24 hours, Nz, 2s1pm
A. 3 LOCOS Isolation
1. RCA Clean
2. LPCVD nitride 1000 A (725C, 0.3Torr, 20sccm dichlorosilane (DCS).
100sccm ammonia. 65min)
3. Photolithography. mask AD (Active Device)
4. Plasma etch nitride (0.3Torr. 300Watts. 60sccm CF4)
5. Chemical PR strip
6. Photolithography. mask FI (Field Implant)
7. Field implantation. boron. 40KeV. 5xl0 1\m'2
8. Plasma PR strip
9. Chemical PR strip
10. RCA clean
II. Field oxidation/implant actiY3tion (wct. 1000. I SOmin)
12. Ficld oxidation. SOOO A(\\·ct. 1000e. 140min. anncal 30min in dry N,)
. .
13. Etch oxynitridc oycrthc nitridc (10: 1 BHF. 1min)
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14. Etch nitride, 1000A (hot phosphoric acid, 180C, 60 min)
15. Etch buffer oxide, 1000A (10:1 BHF, 100sec)
16. RCA clean
17. Oxidation - remove residual nitride (wet, 900C, 20min)
18. Etch oxide (10: 1 BHF, 100sec)
19. RCA clean (no HF)
20. Oxidation, 250A (wet, 900C, 15min)
A. 4 Channel Doping
1. Threshold adjust implant. boron 50KeV, lxl0 12cm·2
2. RCA clean
3. Implant anneal (900e. N2, 30min)
A. 5 Gate Formation and Polysilicon Deposition
1. Etch pad oxide (100:1 BHF, 12min)
! RCA clean (after HF dip to hydrophobic. do not rinse)
3. Tunnel oxide gro\\1h. 20A (TWO. 800e. 30sccm O2 in 3000sccI11 Ar. 40min)
4. LPCVD silicon-rich nitride. 45A (6S0C. 90sccl11 DCS. 30sccm NH~. 7min)
5. LPCVD nitride. 45A (680e. 10sccm DCS. 1OOSCCI11 NH~. 13min)
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6. Optional - LPCYD oxynitride, 45A (680C, 30:40:10 N20:NH3:DCS, 4A
/min)
7. LPCYD oxide, 55A (725C, 10sccm DCS, 1OOsccm N20, 34min)
8. Oxide steam densification (wet, 900C, 30min)
9. Polysilicon gate deposition, 5KA (625C, 800mTorr, 284sccm Silane, 30min)
10. RCA clean
II. POCI3 diffusion (900C, N2 and O2 flow with POCI3 bubbler at 19C, 25min,
then N2only for 25min)
12. Etch P-glass (100: 1 BHF. 4min)
13. Photolithography, mask PY (Polysilicon)
14. Plasma etch polysilicon (300Watts. 150mTorr. 45sccm SF6, 60sec)
IS. Chemical PR strip
A. 6 Source and Drain Implants
1. Etch blocking oxide (100: 1 BHF. 3min)
') Etch nitride (H 3P04.180 C. 3min)
3. Etch tunnel oxidc (100:1 BHF. 3min)
4. RCA clean (with HF dip)
5. Pad oxidation. 200"\ (wet. 800e. 28min)
6. Photolithography. mask PP (Poly-diffusion)
7. P-Sourcc!Drain implant. bor('ln. 32KcV. 5xl01'CI11·~
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8. Plasma PR strip
9. Chemical PR strip
10. Photolithography, mask NN (N-diffusion)
11. N-Source/Drain implant, phosphorus, 40KeV, 5x 1015cm·2
12. Plasma PR strip
13. Chemical PR strip
14. RCA clean
15. Implant drive-in anneal (1000C in 2slpm N2 for 160min)
16. Boron/Phosphorus-silicate glass strip (10: 1 BHF, 1min)
A. 7 Contact Window
1. RCA clean (with HF)
2. Intennediate oxide. 11 ooA (wet. 950e. 30min. anneal 30min)
3. Photolithography. mask CW (Contact Window)
4. Etch windows (10: 1 BHF). rinse thoroughly
5. Chemical photo strip
A. 8 Pre-metal High Temperature deuterium Anneal
1. RCA clean (with HF dip to hydrophobic)
-, Anneal (700e. 1O~ 0D:!}.::. 2s1pm. 4 hours. Pi\tA fumace)
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A. 9 Metalization
1. DC sputter (2hours, cool down 10min)
2. Photolithography, mask MET (Metalization)
3. Etch aluminum (PAN etch at 43C)
4. Chemical photo-strip
A. 10 Post-Metal Anneal (PMA)
1. Organic clean (Acetone & Methanol)
2. PMA (400C, 10% D21N2' 30min)
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Appendix B
Measurement Procedures
B. 1 Current Versus Voltage Measurement
Goal - To plot the drain current versus applied gate voltage on a single SONOS
device and to become familiar with the measurement setup using the HP- 4145. multi-
meter. and LabVIEWnl interface. The I-V curve is useful in determining the
threshold voltage of the device in the fresh. programmed. and erased states.
1) Setup
A) Verify that the computer is connected to the 4145 scope (bottom right) and the
Keithley 7001 Switch System (top right) using the GPIB cables.
B) Place the wafer onto the probing station.
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C) Locate a single SONOS device.
D) Make contact with the device at pads indicated in the chart.
Table B.1 - Current versus Voltage Measurement Pin Setup
Source Substrate Gate Drain
Pad # 9 32 33 8
Pad # 7 34 35 6
Probe #
E) Close the lid on the probing station and watch so the lid does not close on the
wafer.
F) Connect the pins on the side of the lid to the wires from the Keithley meter in
this order from top to bottom: l. 2. 4, 5.
G) On the Pc. load the program "matrix.vi'· 111 the directory
\\Calvin\pcdir\labview \programs\subvis. Run the program by clicking on the
white arrow in the top left of the screen.
H) On the Pc. load the I-V measurement program "isvgfam" in the directory
\\Calvin\pcdir\lalwiew\programs\iv. The program will take a few seconds to
load.
2) :\lc3surcmcnt
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A) Choose a title for your data measurement.
B) Set the bulk voltage to zero volts.
C) Set the Gate Voltage Range from -3.0 to 1.0 volts.
D) Set the data points to 51 for a higher resolution curve.
E) Set the Drain Voltage to 50 mV.
F) Set the Bulk Steps to 1. Setting this to a value greater than one will repeat the
measurement that many times.
G) Set the Channel Definitions. (refer to chart above)
H) Run the program by clicking on the white arrow in the top left of the screen.
Do not bump the table during the measurement.
I) Save your data to a file in a directory you set up for yourself.
J) Print the LabVIEWTM screen (scale window to 85% in printer settings).
K) Write the device
1) Change the Gate Voltage Range to +7V to +8V.
2) Run the program for roughly 10 seconds then click on the stop icon next to
the arro\\'.
L) Change the title of your measurement (part A) to indicate the deyice has been
programmed.
1\1) Repeat steps 2B through 2.1.
N) Erase the de\·ice
1) Change the Gate Voltage Range to -7V to -SV.
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2) Run the program for roughly 10 seconds then click on the stop icon next to
the arrow.
0) Change the title of your measurement (part A) to indicate the device has been
erased.
P) Repeat steps 2B through 2J.
Q) Open Microsoft Excel and import your data and plot it as best you can.
B.2 Charge Pumping Measurement
Goal - To sweep the gate of the device with a square wave with specific amplitude in
order to excite electrons out of traps in the Si-Si02 interface. This will result in a
current. which will be measured. This current can be related to the charge stored in
the device by dividing the current by the frequency. LabVIEWTM will extract the
interface trap density, Oit. from the charge stored in the traps.
1) Setup
A) Verify that the computer is connected through the GPIB cables with the HP
33120A function generator and the Keithley 617 programmahle electrometer.
B) Follow steps B - E from the I-V measurement.
C) Connect the HP 33120A to the gate of the device.
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0) Connect the source and drain terminals together using the "T" connector and
to Keithley 617 electrometer.
E) Place the short circuit connector onto the substrate pin to ground this terminal.
F) Load the program "sonosBASE_swp.vi" in the directory "C:\steve\SONOS
LabVIEW".
2) Measurement
A) Set the amplitude to 2 volts (default).
B) Set the frequency to 1.00E+5 Hz (default).
C) Leave the rise and fall times at 1E-7 seconds (default).
0) Set samples per point to 3 or 5 if you want a more accurate measurement.
E) Set the type of device. NMOS (default) for the Northrop Grumman lot #
638500 wafers.
F) Sct termination to High Z (default).
G) Sct pulse gcnerator to HP-33120A (default).
H) Sct thc basc lc\"cl rangc to \"alucs appropriatc for thc devicc. Start with a
rangc from -3 to +I \"olts in thc forward dircction. You will ha\"c to change
thcsc \"alucs in ordcr to \"icw thc cntirc chargc pumping cur\"c.
l) Entcr a namc including thc dc\"ice lot #. wafcr H. and any othcr infonnation
that charactcrizcs thc dc\"icc.
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J) Set the width and length of the device. For NGC lot # 638500, W =10 urn
and L = 0.8 urn.
NOTE: When measuring an array of devices, width becomes # of devices
x width of 1 device, in order to account for the large number of devices in the
array, and correctly extract leI' and Du.
K) Run the program by clicking on the white arrow in the top left of the screen.
Do not bump the table during the measurement.
B.3 Retention Measurement
Goal - To determine the ability of a SONOS device to retain charge over a long
period of time. to investigate the retention characteristics at elevated temperature, and
to determine the effect of stressing the device on the retention characteristics.
1) Setup
A) Turn on all 4-power supplies.
B) Download FPGA through the hardware dcbug cablc.
~ ~
a. Northrpl- to crasc dcvicc in 7.5 I11S
b. Northrop- to \\Titc dcvicc in 2.5 I11S
c. In Xilinx Foundation softwarc. choosc Northrop.bit or Northrp l.bit ~
IS.'
C) Verify that the computer is connected through the GPIB cables with the Tek
TDS 460 oscilloscope.
D) Connect the cables from the box to the exact pad.
E) Check the connection of Vw and Vc.
a. When writing the device, V\\ should be positive and Vc should be
negative.
b. When erasing the device, Vw should be negative and Vc should be
positive.
F) Load the program "FPGAretention_readonly.vi" In the directory
"C:\steve\SONOS LabVIEW".
G) Reset SW-I and press the middle square button to start.
2) Measurement
A) Set up windows
a. read window 1: 2.49E-4 read window 2: 3.47E-4
b. ground window 1: -3.18E-4 ground window 2: -2.41 E-4
c. "read window" goes on the \cft side of the transition on the
oscilloscope. which is Vth. "ground window" is on the right side on
the oscilloscope. which establishes ground for Vth.
B) ~1easurcmcntsstart from lE-7. lE-6 ... to 1E+5 s.
154
B. 4 Write/Erase/Cycling Measurement
Goal - To simulate prolonged use of the device, and determine how the device will
hold up under periods of extreme use.
1) Setup
A) Connect the HP-33120A to the gate of the device.
B) Short the source, drain and bulk to ground.
C) Verify that the computer is connected through the GPlB cable with HP-
33120A.
D) Load the program "stressl.vi'· in the directory "C:\steve\SONOS LabVIEW·'.
2) Measurement
A) Set Input Stress Cycles from IE4 to IE6.
B) Set Write Width as 2.5 ms and Erase Width as 7.5 ms.
C) Set Write Amplitude and Erase Amplitude as 7 V.
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